[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 08/13] target/arm: Support 32-byte alignment in pow2_align
From: |
Richard Henderson |
Subject: |
[PATCH 08/13] target/arm: Support 32-byte alignment in pow2_align |
Date: |
Thu, 23 Feb 2023 10:43:37 -1000 |
Now that we have removed TARGET_PAGE_BITS_MIN-6 from
TLB_FLAGS_MASK, we can test for 32-byte alignment.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/translate.c | 8 +-------
1 file changed, 1 insertion(+), 7 deletions(-)
diff --git a/target/arm/translate.c b/target/arm/translate.c
index c23a3462bf..412fc4aca8 100644
--- a/target/arm/translate.c
+++ b/target/arm/translate.c
@@ -940,13 +940,7 @@ static inline void store_reg_from_load(DisasContext *s,
int reg, TCGv_i32 var)
MemOp pow2_align(unsigned i)
{
static const MemOp mop_align[] = {
- 0, MO_ALIGN_2, MO_ALIGN_4, MO_ALIGN_8, MO_ALIGN_16,
- /*
- * FIXME: TARGET_PAGE_BITS_MIN affects TLB_FLAGS_MASK such
- * that 256-bit alignment (MO_ALIGN_32) cannot be supported:
- * see get_alignment_bits(). Enforce only 128-bit alignment for now.
- */
- MO_ALIGN_16
+ 0, MO_ALIGN_2, MO_ALIGN_4, MO_ALIGN_8, MO_ALIGN_16, MO_ALIGN_32
};
g_assert(i < ARRAY_SIZE(mop_align));
return mop_align[i];
--
2.34.1
- [PATCH 00/13] {tcg,aarch64}: Add TLB_CHECK_ALIGNED, Richard Henderson, 2023/02/23
- [PATCH 01/13] target/sparc: Use tlb_set_page_full, Richard Henderson, 2023/02/23
- [PATCH 02/13] accel/tcg: Retain prot flags from tlb_fill, Richard Henderson, 2023/02/23
- [PATCH 03/13] accel/tcg: Store some tlb flags in CPUTLBEntryFull, Richard Henderson, 2023/02/23
- [PATCH 04/13] accel/tcg: Honor TLB_DISCARD_WRITE in atomic_mmu_lookup, Richard Henderson, 2023/02/23
- [PATCH 05/13] softmmu/physmem: Check watchpoints for read+write at once, Richard Henderson, 2023/02/23
- [PATCH 06/13] accel/tcg: Trigger watchpoints from atomic_mmu_lookup, Richard Henderson, 2023/02/23
- [PATCH 07/13] accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASK, Richard Henderson, 2023/02/23
- [PATCH 08/13] target/arm: Support 32-byte alignment in pow2_align,
Richard Henderson <=
- [PATCH 09/13] exec/memattrs: Remove target_tlb_bit*, Richard Henderson, 2023/02/23
- [PATCH 10/13] accel/tcg: Add tlb_fill_flags to CPUTLBEntryFull, Richard Henderson, 2023/02/23
- [PATCH 11/13] accel/tcg: Add TLB_CHECK_ALIGNED, Richard Henderson, 2023/02/23
- [PATCH 12/13] target/arm: Do memory type alignment check when translation disabled, Richard Henderson, 2023/02/23
- [PATCH 13/13] target/arm: Do memory type alignment check when translation enabled, Richard Henderson, 2023/02/23