[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
www/philosophy free-hardware-designs.html
From: |
Richard M. Stallman |
Subject: |
www/philosophy free-hardware-designs.html |
Date: |
Mon, 20 Jul 2015 20:06:54 +0000 |
CVSROOT: /web/www
Module name: www
Changes by: Richard M. Stallman <rms> 15/07/20 20:06:53
Modified files:
philosophy : free-hardware-designs.html
Log message:
Add link for Spartan 6 LX9 tools.
CVSWeb URLs:
http://web.cvs.savannah.gnu.org/viewcvs/www/philosophy/free-hardware-designs.html?cvsroot=www&r1=1.7&r2=1.8
Patches:
Index: free-hardware-designs.html
===================================================================
RCS file: /web/www/www/philosophy/free-hardware-designs.html,v
retrieving revision 1.7
retrieving revision 1.8
diff -u -b -r1.7 -r1.8
--- free-hardware-designs.html 16 Jul 2015 10:54:44 -0000 1.7
+++ free-hardware-designs.html 20 Jul 2015 20:06:53 -0000 1.8
@@ -143,9 +143,11 @@
<a href="http://www.clifford.at/icestorm/">programming the Lattice
iCE40</a>, a common model of FPGA, from input written in a hardware
definition language (HDL). It is also possible to compile C programs
-and run them on the Xilinx Spartan 6 LX9 FPGA with free tools, but
-those do not support HDL input. We recommend that you reject other
-FPGA models until they too are supported by free tools.</p>
+and run them on the Xilinx Spartan 6 LX9 FPGA
+with <a href="https://github.com/Wolfgang-Spraul/fpgatools">free
+tools</a>, but those do not support HDL input. We recommend that you
+reject other FPGA models until they too are supported by free
+tools.</p>
<p>As for the HDL code itself, it can act as software (when it is run
on an emulator or loaded into an FPGA) or as a hardware design (when
@@ -502,7 +504,7 @@
<p class="unprintable">Updated:
<!-- timestamp start -->
-$Date: 2015/07/16 10:54:44 $
+$Date: 2015/07/20 20:06:53 $
<!-- timestamp end -->
</p>
</div>