[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL 0/5] target-arm queue
From: |
Peter Maydell |
Subject: |
Re: [PULL 0/5] target-arm queue |
Date: |
Mon, 21 Nov 2022 21:10:16 +0000 |
On Mon, 21 Nov 2022 at 15:54, Stefan Hajnoczi <stefanha@redhat.com> wrote:
>
> Applied, thanks.
This doesn't seem to have reached https://gitlab.com/qemu-project/qemu.git:
did something go wrong?
thanks
-- PMM
- [PULL 0/5] target-arm queue, Peter Maydell, 2022/11/21
- [PULL 3/5] hw/intc: add implementation of GICD_IIDR to Arm GIC, Peter Maydell, 2022/11/21
- [PULL 4/5] tests/avocado/boot_linux.py: Bump aarch64 virt test timeout to 720s, Peter Maydell, 2022/11/21
- [PULL 1/5] hw/sd: Fix sun4i allwinner-sdhost for U-Boot, Peter Maydell, 2022/11/21
- [PULL 2/5] hw/intc: clean-up access to GIC multi-byte registers, Peter Maydell, 2022/11/21
- [PULL 5/5] target/arm: Limit LPA2 effective output address when TCR.DS == 0, Peter Maydell, 2022/11/21
- Re: [PULL 0/5] target-arm queue, Stefan Hajnoczi, 2022/11/21
- Re: [PULL 0/5] target-arm queue,
Peter Maydell <=