[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v5 9/9] i386: Remove generic SMT thread check
From: |
Babu Moger |
Subject: |
[Qemu-devel] [PATCH v5 9/9] i386: Remove generic SMT thread check |
Date: |
Tue, 27 Mar 2018 17:31:11 -0400 |
Remove generic non-intel check while validating hyperthreading support.
Certain AMD CPUs can support hyperthreading now.
CPU family with TOPOEXT feature can support hyperthreading now.
Signed-off-by: Babu Moger <address@hidden>
---
target/i386/cpu.c | 15 +++++++++------
1 file changed, 9 insertions(+), 6 deletions(-)
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index f8e7325..e216d54 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -4824,17 +4824,20 @@ static void x86_cpu_realizefn(DeviceState *dev, Error
**errp)
qemu_init_vcpu(cs);
- /* Only Intel CPUs support hyperthreading. Even though QEMU fixes this
- * issue by adjusting CPUID_0000_0001_EBX and CPUID_8000_0008_ECX
- * based on inputs (sockets,cores,threads), it is still better to gives
+ /* Most Intel and certain AMD CPUs support hyperthreading. Even though QEMU
+ * fixes this issue by adjusting CPUID_0000_0001_EBX and
CPUID_8000_0008_ECX
+ * based on inputs (sockets,cores,threads), it is still better to give
* users a warning.
*
* NOTE: the following code has to follow qemu_init_vcpu(). Otherwise
* cs->nr_threads hasn't be populated yet and the checking is incorrect.
*/
- if (!IS_INTEL_CPU(env) && cs->nr_threads > 1 && !ht_warned) {
- error_report("AMD CPU doesn't support hyperthreading. Please configure"
- " -smp options properly.");
+ if (IS_AMD_CPU(env) &&
+ !(env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_TOPOEXT) &&
+ cs->nr_threads > 1 && !ht_warned) {
+ error_report("This family of AMD CPU doesn't support "
+ "hyperthreading. Please configure -smp "
+ "options properly.");
ht_warned = true;
}
--
1.8.3.1
- [Qemu-devel] [PATCH v5 0/9] i386: Enable TOPOEXT to support hyperthreading on AMD CPU, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 2/9] i386: Add cache information in X86CPUDefinition, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 3/9] i386: Initialize cache information for EPYC family processors, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 5/9] i386: Use the statically loaded cache definitions, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 1/9] i386: Helpers to encode cache information consistently, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 4/9] i386: Add new property to control cache info, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 6/9] i386: Populate AMD Processor Cache Information for cpuid 0x8000001D, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 8/9] i386: Enable TOPOEXT feature on AMD EPYC CPU, Babu Moger, 2018/03/27
- [Qemu-devel] [PATCH v5 9/9] i386: Remove generic SMT thread check,
Babu Moger <=
- [Qemu-devel] [PATCH v5 7/9] i386: Add support for CPUID_8000_001E for AMD, Babu Moger, 2018/03/27