[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 5/8] target/riscv: Mark the Hypervisor extension as non experi
|
From: |
Alistair Francis |
|
Subject: |
[PATCH v4 5/8] target/riscv: Mark the Hypervisor extension as non experimental |
|
Date: |
Thu, 6 Jan 2022 07:39:34 +1000 |
From: Alistair Francis <alistair.francis@wdc.com>
The Hypervisor spec is now frozen, so remove the experimental tag.
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
target/riscv/cpu.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 6ef3314bce..9ea67bedd3 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -627,6 +627,7 @@ static Property riscv_cpu_properties[] = {
DEFINE_PROP_BOOL("s", RISCVCPU, cfg.ext_s, true),
DEFINE_PROP_BOOL("u", RISCVCPU, cfg.ext_u, true),
DEFINE_PROP_BOOL("v", RISCVCPU, cfg.ext_v, false),
+ DEFINE_PROP_BOOL("h", RISCVCPU, cfg.ext_h, false),
DEFINE_PROP_BOOL("Counters", RISCVCPU, cfg.ext_counters, true),
DEFINE_PROP_BOOL("Zifencei", RISCVCPU, cfg.ext_ifencei, true),
DEFINE_PROP_BOOL("Zicsr", RISCVCPU, cfg.ext_icsr, true),
@@ -645,7 +646,6 @@ static Property riscv_cpu_properties[] = {
DEFINE_PROP_BOOL("zbb", RISCVCPU, cfg.ext_zbb, true),
DEFINE_PROP_BOOL("zbc", RISCVCPU, cfg.ext_zbc, true),
DEFINE_PROP_BOOL("zbs", RISCVCPU, cfg.ext_zbs, true),
- DEFINE_PROP_BOOL("x-h", RISCVCPU, cfg.ext_h, false),
DEFINE_PROP_BOOL("x-j", RISCVCPU, cfg.ext_j, false),
/* ePMP 0.9.3 */
DEFINE_PROP_BOOL("x-epmp", RISCVCPU, cfg.epmp, false),
--
2.31.1
- [PATCH v4 0/8] A collection of RISC-V cleanups and improvements, Alistair Francis, 2022/01/05
- [PATCH v4 4/8] hw/intc: sifive_plic: Cleanup remaining functions, Alistair Francis, 2022/01/05
- [PATCH v4 5/8] target/riscv: Mark the Hypervisor extension as non experimental,
Alistair Francis <=
- [PATCH v4 1/8] hw/intc: sifive_plic: Add a reset function, Alistair Francis, 2022/01/05
- [PATCH v4 2/8] hw/intc: sifive_plic: Cleanup the write function, Alistair Francis, 2022/01/05
- [PATCH v4 7/8] hw/riscv: Use error_fatal for SoC realisation, Alistair Francis, 2022/01/05
- [PATCH v4 3/8] hw/intc: sifive_plic: Cleanup the read function, Alistair Francis, 2022/01/05
- [PATCH v4 6/8] target/riscv: Enable the Hypervisor extension by default, Alistair Francis, 2022/01/05
- [PATCH v4 8/8] hw/riscv: virt: Allow support for 32 cores, Alistair Francis, 2022/01/05
- Re: [PATCH v4 0/8] A collection of RISC-V cleanups and improvements, Alistair Francis, 2022/01/05