[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 0/8] A collection of RISC-V cleanups and improvements
From: |
Alistair Francis |
Subject: |
[PATCH v4 0/8] A collection of RISC-V cleanups and improvements |
Date: |
Thu, 6 Jan 2022 07:39:29 +1000 |
From: Alistair Francis <alistair.francis@wdc.com>
This is a few patches to cleanup some RISC-V hardware and mark the
Hyperisor extension as non experimental.
v4:
- Resend
v3:
- Drop some patches
- Few small fixes from reviews
v2:
- Add some more fixes
- Address review comments
Alistair Francis (8):
hw/intc: sifive_plic: Add a reset function
hw/intc: sifive_plic: Cleanup the write function
hw/intc: sifive_plic: Cleanup the read function
hw/intc: sifive_plic: Cleanup remaining functions
target/riscv: Mark the Hypervisor extension as non experimental
target/riscv: Enable the Hypervisor extension by default
hw/riscv: Use error_fatal for SoC realisation
hw/riscv: virt: Allow support for 32 cores
include/hw/riscv/virt.h | 2 +-
hw/intc/sifive_plic.c | 254 +++++++++++--------------------------
hw/riscv/microchip_pfsoc.c | 2 +-
hw/riscv/opentitan.c | 2 +-
hw/riscv/sifive_e.c | 2 +-
hw/riscv/sifive_u.c | 2 +-
target/riscv/cpu.c | 2 +-
7 files changed, 82 insertions(+), 184 deletions(-)
--
2.31.1
- [PATCH v4 0/8] A collection of RISC-V cleanups and improvements,
Alistair Francis <=
- [PATCH v4 4/8] hw/intc: sifive_plic: Cleanup remaining functions, Alistair Francis, 2022/01/05
- [PATCH v4 5/8] target/riscv: Mark the Hypervisor extension as non experimental, Alistair Francis, 2022/01/05
- [PATCH v4 1/8] hw/intc: sifive_plic: Add a reset function, Alistair Francis, 2022/01/05
- [PATCH v4 2/8] hw/intc: sifive_plic: Cleanup the write function, Alistair Francis, 2022/01/05
- [PATCH v4 7/8] hw/riscv: Use error_fatal for SoC realisation, Alistair Francis, 2022/01/05
- [PATCH v4 3/8] hw/intc: sifive_plic: Cleanup the read function, Alistair Francis, 2022/01/05
- [PATCH v4 6/8] target/riscv: Enable the Hypervisor extension by default, Alistair Francis, 2022/01/05
- [PATCH v4 8/8] hw/riscv: virt: Allow support for 32 cores, Alistair Francis, 2022/01/05
- Re: [PATCH v4 0/8] A collection of RISC-V cleanups and improvements, Alistair Francis, 2022/01/05