[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v4 02/10] hw/pci-bridge/cxl_downstream: Fix type naming misma
From: |
Fan Ni |
Subject: |
Re: [PATCH v4 02/10] hw/pci-bridge/cxl_downstream: Fix type naming mismatch |
Date: |
Tue, 28 Feb 2023 04:10:43 +0000 |
On Mon, Feb 06, 2023 at 05:28:08PM +0000, Jonathan Cameron wrote:
> Fix capitalization difference between struct name and typedef.
>
> Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> Reviewed-by: Ira Weiny <ira.weiny@intel.com>
> Reviewed-by: Gregory Price <gregory.price@memverge.com>
> Tested-by: Gregory Price <gregory.price@memverge.com>
> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> ---
Reviewed-by: Fan Ni <fan.ni@samsung.com>
> hw/pci-bridge/cxl_downstream.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/hw/pci-bridge/cxl_downstream.c b/hw/pci-bridge/cxl_downstream.c
> index 3d4e6b59cd..54f507318f 100644
> --- a/hw/pci-bridge/cxl_downstream.c
> +++ b/hw/pci-bridge/cxl_downstream.c
> @@ -15,7 +15,7 @@
> #include "hw/pci/pcie_port.h"
> #include "qapi/error.h"
>
> -typedef struct CXLDownStreamPort {
> +typedef struct CXLDownstreamPort {
> /*< private >*/
> PCIESlot parent_obj;
>
> --
> 2.37.2
>
>
[PATCH v4 03/10] hw/cxl: set cxl-type3 device type to PCI_CLASS_MEMORY_CXL, Jonathan Cameron, 2023/02/06
[PATCH v4 04/10] hw/cxl: Add CXL_CAPACITY_MULTIPLIER definition, Jonathan Cameron, 2023/02/06
[PATCH v4 05/10] tests/acpi: Allow update of q35/DSDT.cxl, Jonathan Cameron, 2023/02/06
[PATCH v4 06/10] hw/i386/acpi: Drop duplicate _UID entry for CXL root bridge, Jonathan Cameron, 2023/02/06
[PATCH v4 07/10] tests: acpi: Update q35/DSDT.cxl for removed duplicate UID, Jonathan Cameron, 2023/02/06