[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL 00/12] riscv-to-apply queue
|
From: |
Stefan Hajnoczi |
|
Subject: |
Re: [PULL 00/12] riscv-to-apply queue |
|
Date: |
Mon, 26 Sep 2022 17:04:16 -0400 |
On Mon, 26 Sept 2022 at 17:00, Alistair Francis <alistair23@gmail.com> wrote:
>
> On Tue, Sep 27, 2022 at 5:29 AM Stefan Hajnoczi <stefanha@gmail.com> wrote:
> >
> > On Fri, 23 Sept 2022 at 00:08, Alistair Francis
> > <alistair.francis@opensource.wdc.com> wrote:
> > > are available in the Git repository at:
> > >
> > > git@github.com:alistair23/qemu.git pull-riscv-to-apply-20220923-2
> >
> > Hi Alistair,
> > Please use the HTTPS GitHub repo URL in pull requests. Setting
> > separate "url" (HTTPS) and "pushUrl" (ssh) settings for your remote in
> > git-config(1) should solve this problem.
>
> Ah! Ok, now I see. I do have a separate `pushUrl` but I didn't update
> my script. I wasn't clear on what you were asking for last time. I'll
> update and resend.
Thanks!
Stefan
- [PULL 02/12] hw/ssi: ibex_spi: update reg addr, (continued)
- [PULL 02/12] hw/ssi: ibex_spi: update reg addr, Alistair Francis, 2022/09/23
- [PULL 10/12] hw/riscv: opentitan: Expose the resetvec as a SoC property, Alistair Francis, 2022/09/23
- [PULL 07/12] target/riscv: remove fixed numbering from GDB xml feature files, Alistair Francis, 2022/09/23
- [PULL 11/12] target/riscv: Check the correct exception cause in vector GDB stub, Alistair Francis, 2022/09/23
- [PULL 06/12] target/riscv: remove fflags, frm, and fcsr from riscv-*-fpu.xml, Alistair Francis, 2022/09/23
- [PULL 08/12] target/riscv: Set the CPU resetvec directly, Alistair Francis, 2022/09/23
- [PULL 09/12] hw/riscv: opentitan: Fixup resetvec, Alistair Francis, 2022/09/23
- [PULL 12/12] hw/riscv/sifive_e: Fix inheritance of SiFiveEState, Alistair Francis, 2022/09/23
- Re: [PULL 00/12] riscv-to-apply queue, Stefan Hajnoczi, 2022/09/26