[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 0/7] Some vIOMMU fixes
|
From: |
Peter Maydell |
|
Subject: |
Re: [PATCH v3 0/7] Some vIOMMU fixes |
|
Date: |
Thu, 11 Mar 2021 13:22:25 +0000 |
On Tue, 9 Mar 2021 at 10:28, Eric Auger <eric.auger@redhat.com> wrote:
>
> Hi,
>
> Here is a set of vIOMMU fixes:
>
> SMMUv3:
> - top SID computation overflow when handling SMMU_CMD_CFGI_ALL
> - internal IOTLB handling (changes related to range invalidation)
> - smmu_iotlb_inv_iova with asid = -1
> - non power of 2 invalidation range handling.
>
> VIRTIO-IOMMU:
> - non power of 2 invalidation range handling.
Applied to target-arm.next, thanks.
-- PMM
- [PATCH v3 0/7] Some vIOMMU fixes, Eric Auger, 2021/03/09
- [PATCH v3 1/7] intel_iommu: Fix mask may be uninitialized in vtd_context_device_invalidate, Eric Auger, 2021/03/09
- [PATCH v3 3/7] virtio-iommu: Handle non power of 2 range invalidations, Eric Auger, 2021/03/09
- [PATCH v3 2/7] dma: Introduce dma_aligned_pow2_mask(), Eric Auger, 2021/03/09
- [PATCH v3 4/7] hw/arm/smmu-common: Fix smmu_iotlb_inv_iova when asid is not set, Eric Auger, 2021/03/09
- [PATCH v3 5/7] hw/arm/smmuv3: Enforce invalidation on a power of two range, Eric Auger, 2021/03/09
- [PATCH v3 6/7] hw/arm/smmuv3: Fix SMMU_CMD_CFGI_STE_RANGE handling, Eric Auger, 2021/03/09
- [PATCH v3 7/7] hw/arm/smmuv3: Uniformize sid traces, Eric Auger, 2021/03/09
- Re: [PATCH v3 0/7] Some vIOMMU fixes,
Peter Maydell <=