[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 5/7] hw/mips/malta: Introduce the 'malta-phys' machine
From: |
Philippe Mathieu-Daudé |
Subject: |
[PATCH 5/7] hw/mips/malta: Introduce the 'malta-phys' machine |
Date: |
Tue, 30 Jun 2020 10:13:20 +0200 |
Introduce the 'malta-phys' machine, aiming to have the same
limitations as real hardware. Start by restricting the RAM
to 1GB, which is the maximum amount of memory the GT-64120A
north bridge can address.
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
---
hw/mips/malta.c | 21 +++++++++++++++++++++
1 file changed, 21 insertions(+)
diff --git a/hw/mips/malta.c b/hw/mips/malta.c
index 1ca41b44db..013bf9272c 100644
--- a/hw/mips/malta.c
+++ b/hw/mips/malta.c
@@ -1479,11 +1479,32 @@ static void malta_machine_virt_class_init(ObjectClass
*oc, void *data)
mmc->max_ramsize = 2 * GiB;
}
+static void malta_machine_phys_class_init(ObjectClass *oc, void *data)
+{
+ MachineClass *mc = MACHINE_CLASS(oc);
+ MaltaMachineClass *mmc = MALTA_MACHINE_CLASS(oc);
+
+ mc->desc = "MIPS Malta Core LV (physically limited as real hardware)";
+ mc->block_default_type = IF_PFLASH;
+ mc->max_cpus = 1;
+#ifdef TARGET_MIPS64
+ mc->default_cpu_type = MIPS_CPU_TYPE_NAME("5Kc");
+#else
+ mc->default_cpu_type = MIPS_CPU_TYPE_NAME("4Kc");
+#endif
+ mc->default_ram_size = 32 * MiB;
+ mmc->max_ramsize = 256 * MiB; /* 32 MByte PC100 SDRAM DIMMs x 4 slots */
+};
+
static const TypeInfo malta_machine_types[] = {
{
.name = MACHINE_TYPE_NAME("malta-virt"),
.parent = TYPE_MALTA_MACHINE,
.class_init = malta_machine_virt_class_init,
+ }, {
+ .name = MACHINE_TYPE_NAME("malta-phys"),
+ .parent = TYPE_MALTA_MACHINE,
+ .class_init = malta_machine_phys_class_init,
}, {
.name = TYPE_MALTA_MACHINE,
.parent = TYPE_MACHINE,
--
2.21.3
- [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Philippe Mathieu-Daudé, 2020/06/30
- [PATCH 3/7] hw/mips/malta: Rename 'malta' machine as 'malta-virt', Philippe Mathieu-Daudé, 2020/06/30
- [PATCH 2/7] hw/mips/malta: Register the machine as a TypeInfo, Philippe Mathieu-Daudé, 2020/06/30
- [PATCH 1/7] hw/mips/malta: Trivial code movement, Philippe Mathieu-Daudé, 2020/06/30
- [PATCH 4/7] hw/mips/malta: Introduce MaltaMachineClass::max_ramsize, Philippe Mathieu-Daudé, 2020/06/30
- [PATCH 5/7] hw/mips/malta: Introduce the 'malta-phys' machine,
Philippe Mathieu-Daudé <=
- [PATCH 7/7] hw/mips/malta: Allow more than 2GB on 64-bit malta-virt, Philippe Mathieu-Daudé, 2020/06/30
- [PATCH 6/7] hw/mips/malta: Verify malta-phys machine uses correct DIMM sizes, Philippe Mathieu-Daudé, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Aleksandar Markovic, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Philippe Mathieu-Daudé, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Philippe Mathieu-Daudé, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Aleksandar Markovic, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Philippe Mathieu-Daudé, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Aleksandar Markovic, 2020/06/30
- Re: [PATCH 0/7] hw/mips/malta: Rework to allow more than 2GB of RAM on 64-bit, Philippe Mathieu-Daudé, 2020/06/30