[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH for 4.1 v1 4/6] target/riscvL Remove the unused any
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH for 4.1 v1 4/6] target/riscvL Remove the unused any CPU |
Date: |
Tue, 19 Mar 2019 18:21:23 +0000 |
Signed-off-by: Alistair Francis <address@hidden>
---
target/riscv/cpu.c | 10 ----------
target/riscv/cpu.h | 1 -
2 files changed, 11 deletions(-)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index b6408e0a83..298413f6f6 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -188,15 +188,6 @@ static void riscv_generate_cpu_init(Object *obj)
set_misa(env, rvxlen | target_misa);
}
-
-static void riscv_any_cpu_init(Object *obj)
-{
- CPURISCVState *env = &RISCV_CPU(obj)->env;
- set_misa(env, RVXLEN | RVI | RVM | RVA | RVF | RVD | RVC | RVU);
- set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0);
- set_resetvec(env, DEFAULT_RSTVEC);
-}
-
#if defined(TARGET_RISCV32)
static void rv32gcsu_priv1_09_1_cpu_init(Object *obj)
@@ -575,7 +566,6 @@ static const TypeInfo riscv_cpu_type_infos[] = {
.class_size = sizeof(RISCVCPUClass),
.class_init = riscv_cpu_class_init,
},
- DEFINE_CPU(TYPE_RISCV_CPU_ANY, riscv_any_cpu_init),
DEFINE_CPU(TYPE_RISCV_CPU_GEN, riscv_generate_cpu_init),
#if defined(TARGET_RISCV32)
DEFINE_CPU(TYPE_RISCV_CPU_RV32GCSU_V1_09_1, rv32gcsu_priv1_09_1_cpu_init),
diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
index bc877d8107..7d7caa294e 100644
--- a/target/riscv/cpu.h
+++ b/target/riscv/cpu.h
@@ -47,7 +47,6 @@
#define RISCV_CPU_TYPE_NAME(name) (name RISCV_CPU_TYPE_SUFFIX)
#define CPU_RESOLVING_TYPE TYPE_RISCV_CPU
-#define TYPE_RISCV_CPU_ANY RISCV_CPU_TYPE_NAME("any")
#define TYPE_RISCV_CPU_GEN RISCV_CPU_TYPE_NAME("rv*")
#define TYPE_RISCV_CPU_RV32GCSU_V1_09_1 RISCV_CPU_TYPE_NAME("rv32gcsu-v1.9.1")
#define TYPE_RISCV_CPU_RV32GCSU_V1_10_0 RISCV_CPU_TYPE_NAME("rv32gcsu-v1.10.0")
--
2.21.0
- [Qemu-devel] [PATCH for 4.1 v1 0/6] RISC-V: Allow specifying CPU ISA via command line, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 5/6] target/riscv: Remove the generic no MMU CPUs, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 1/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 3/6] riscv: virt: Allow specifying a CPU via commandline, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 4/6] target/riscvL Remove the unused any CPU,
Alistair Francis <=
- [Qemu-devel] [PATCH for 4.1 v1 2/6] target/riscv: Create settable CPU properties, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 6/6] riscv: Add a generic spike machine, Alistair Francis, 2019/03/19