[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH for 4.1 v1 0/6] RISC-V: Allow specifying CPU ISA via
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH for 4.1 v1 0/6] RISC-V: Allow specifying CPU ISA via command line |
Date: |
Tue, 19 Mar 2019 18:20:48 +0000 |
This patch series adds a generic RISC-V CPU that can be generated at run
time based on the ISA string specified to QEMU via the -cpu argument. This
is supported on the virt and spike boards allowing users to specify the
RISC-V extensions as well as the ISA version.
As part of the conversion we have deprecated the version specifi Spike
machines.
Alistair Francis (6):
target/riscv: Fall back to generating a RISC-V CPU
target/riscv: Create settable CPU properties
riscv: virt: Allow specifying a CPU via commandline
target/riscvL Remove the unused any CPU
target/riscv: Remove the generic no MMU CPUs
riscv: Add a generic spike machine
hw/riscv/spike.c | 106 ++++++++++++++++++++++++++++++++-
hw/riscv/virt.c | 3 +-
target/riscv/cpu.c | 143 ++++++++++++++++++++++++++++++++++++++++++---
target/riscv/cpu.h | 13 ++++-
4 files changed, 251 insertions(+), 14 deletions(-)
--
2.21.0
- [Qemu-devel] [PATCH for 4.1 v1 0/6] RISC-V: Allow specifying CPU ISA via command line,
Alistair Francis <=
- [Qemu-devel] [PATCH for 4.1 v1 5/6] target/riscv: Remove the generic no MMU CPUs, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 1/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 3/6] riscv: virt: Allow specifying a CPU via commandline, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 4/6] target/riscvL Remove the unused any CPU, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 2/6] target/riscv: Create settable CPU properties, Alistair Francis, 2019/03/19
- [Qemu-devel] [PATCH for 4.1 v1 6/6] riscv: Add a generic spike machine, Alistair Francis, 2019/03/19