[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v4 12/22] target/arm: Implement the STGP instruction
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v4 12/22] target/arm: Implement the STGP instruction |
Date: |
Thu, 7 Mar 2019 09:04:30 -0800 |
Signed-off-by: Richard Henderson <address@hidden>
---
v3: Handle atomicity, require pre-cleaned address.
---
target/arm/translate-a64.c | 20 +++++++++++++++++++-
1 file changed, 19 insertions(+), 1 deletion(-)
diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c
index b94a5571e0..b7175897e4 100644
--- a/target/arm/translate-a64.c
+++ b/target/arm/translate-a64.c
@@ -2787,7 +2787,7 @@ static void disas_ld_lit(DisasContext *s, uint32_t insn)
* +-----+-------+---+---+-------+---+-------+-------+------+------+
*
* opc: LDP/STP/LDNP/STNP 00 -> 32 bit, 10 -> 64 bit
- * LDPSW 01
+ * LDPSW/STGP 01
* LDP/STP/LDNP/STNP (SIMD) 00 -> 32 bit, 01 -> 64 bit, 10 -> 128 bit
* V: 0 -> GPR, 1 -> Vector
* idx: 00 -> signed offset with non-temporal hint, 01 -> post-index,
@@ -2812,6 +2812,7 @@ static void disas_ldst_pair(DisasContext *s, uint32_t
insn)
bool is_signed = false;
bool postindex = false;
bool wback = false;
+ bool set_tag = false;
TCGv_i64 clean_addr, dirty_addr;
@@ -2824,6 +2825,14 @@ static void disas_ldst_pair(DisasContext *s, uint32_t
insn)
if (is_vector) {
size = 2 + opc;
+ } else if (opc == 1 && !is_load) {
+ /* STGP */
+ if (!dc_isar_feature(aa64_mte_insn_reg, s) || index == 0) {
+ unallocated_encoding(s);
+ return;
+ }
+ size = 3;
+ set_tag = true;
} else {
size = 2 + extract32(opc, 1, 1);
is_signed = extract32(opc, 0, 1);
@@ -2876,6 +2885,15 @@ static void disas_ldst_pair(DisasContext *s, uint32_t
insn)
}
clean_addr = clean_data_tbi(s, dirty_addr, wback || rn != 31);
+ if (set_tag) {
+ TCGv_i64 tcg_rn = cpu_reg_sp(s, rn);
+ if (tb_cflags(s->base.tb) & CF_PARALLEL) {
+ gen_helper_stg_parallel(cpu_env, clean_addr, tcg_rn);
+ } else {
+ gen_helper_stg(cpu_env, clean_addr, tcg_rn);
+ }
+ }
+
if (is_vector) {
if (is_load) {
do_fp_ld(s, rt, clean_addr, size);
--
2.17.2
- [Qemu-devel] [PATCH v4 20/22] target/arm: Create a TLB entry for tag physical address space, (continued)
- [Qemu-devel] [PATCH v4 20/22] target/arm: Create a TLB entry for tag physical address space, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 15/22] target/arm: Clean address for DC ZVA, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 19/22] target/arm: Create tagged ram when MTE is enabled, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 17/22] target/arm: Set PSTATE.TCO on exception entry, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 22/22] target/arm: Enable MTE, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 18/22] target/arm: Cache the Tagged bit for a page in MemTxAttrs, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 14/22] target/arm: Implement the access tag cache flushes, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 11/22] target/arm: Implement LDG, STG, ST2G instructions, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 16/22] target/arm: Implement data cache set allocation tags, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 13/22] target/arm: Implement the LDGM and STGM instructions, Richard Henderson, 2019/03/07
- [Qemu-devel] [PATCH v4 12/22] target/arm: Implement the STGP instruction,
Richard Henderson <=
- [Qemu-devel] [PATCH v4 10/22] target/arm: Define arm_cpu_do_unaligned_access for CONFIG_USER_ONLY, Richard Henderson, 2019/03/07
- Re: [Qemu-devel] [PATCH v4 00/22] target/arm: Implement ARMv8.5-MemTag, system mode, no-reply, 2019/03/07
- Re: [Qemu-devel] [PATCH v4 00/22] target/arm: Implement ARMv8.5-MemTag, system mode, no-reply, 2019/03/08