[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID featu
From: |
Konrad Rzeszutek Wilk |
Subject: |
Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit |
Date: |
Wed, 13 Jun 2018 12:09:59 -0400 |
User-agent: |
Mutt/1.8.3 (2017-05-23) |
On Wed, Jun 13, 2018 at 11:19:49AM +0100, Daniel P. Berrangé wrote:
> On Mon, Jun 04, 2018 at 04:22:05PM -0400, Konrad Rzeszutek Wilk wrote:
> > On Mon, Jun 04, 2018 at 05:07:01PM -0300, Eduardo Habkost wrote:
> > > On Fri, Jun 01, 2018 at 11:38:08AM -0400, Konrad Rzeszutek Wilk wrote:
> > > > AMD future CPUs expose _two_ ways to utilize the Intel equivalant
> > > > of the Speculative Store Bypass Disable. The first is via
> > > > the virtualized VIRT_SPEC CTRL MSR (0xC001_011f) and the second
> > > > is via the SPEC_CTRL MSR (0x48). The document titled:
> > > > 124441_AMD64_SpeculativeStoreBypassDisable_Whitepaper_final.pdf
> > > >
> > > > gives priority of SPEC CTRL MSR over the VIRT SPEC CTRL MSR.
> > > >
> > > > A copy of this document is available at
> > > > https://bugzilla.kernel.org/show_bug.cgi?id=199889
> > > >
> > > > Anyhow, this means that on future AMD CPUs there will be _two_ ways to
> > > > deal with SSBD.
> > >
> > > Does anybody know if there are AMD CPUs where virt-ssbd won't
> > > work and would require amd-ssbd to mitigate vulnerabilities?
> > >
> > > Also, do we have kernel arch/x86/kvm/cpuid.c patches, already?
> >
> > Not yet. They are being discussed right now. I figured I would send
> > these patches out as a 'Hey, coming at you!', but failed to change
> > the title to be 'RFC'.
> >
> > > I prefer to add new CPUID flag names only after the flag name is
> > > already agreed upon on the kernel side.
> >
> > Of course. I will respin once that discussion has calmed down.
>
> Looks like the kernel side has merged now, and we'll need to rename
> the 2nd CPU bit from what I see.
What name did you have in mind?
>
> Regards,
> Daniel
> --
> |: https://berrange.com -o- https://www.flickr.com/photos/dberrange :|
> |: https://libvirt.org -o- https://fstop138.berrange.com :|
> |: https://entangle-photo.org -o- https://www.instagram.com/dberrange :|
>
- [Qemu-devel] [PATCH QEMU] Patches for new AMD CPU bits., Konrad Rzeszutek Wilk, 2018/06/01
- [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Konrad Rzeszutek Wilk, 2018/06/01
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Daniel P . Berrangé, 2018/06/04
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Eduardo Habkost, 2018/06/04
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Daniel P . Berrangé, 2018/06/13
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit,
Konrad Rzeszutek Wilk <=
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Daniel P . Berrangé, 2018/06/13
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Konrad Rzeszutek Wilk, 2018/06/13
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Daniel P . Berrangé, 2018/06/13
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Eduardo Habkost, 2018/06/13
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Tom Lendacky, 2018/06/05
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Daniel P . Berrangé, 2018/06/05
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Daniel P . Berrangé, 2018/06/06
- Re: [Qemu-devel] [PATCH 1/2] i386: define the AMD 'amd-ssbd' CPUID feature bit, Tom Lendacky, 2018/06/08
[Qemu-devel] [PATCH 2/2] i386: Define AMD's no SSB mitigation needed., Konrad Rzeszutek Wilk, 2018/06/01
Re: [Qemu-devel] [PATCH QEMU] Patches for new AMD CPU bits., Eduardo Habkost, 2018/06/13