[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v1 12/21] RISC-V HART Array

From: Richard Henderson
Subject: Re: [Qemu-devel] [PATCH v1 12/21] RISC-V HART Array
Date: Wed, 3 Jan 2018 16:08:17 -0800
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.5.0

On 01/02/2018 04:44 PM, Michael Clark wrote:
> Holds the state of a heterogenous array of RISC-V hardware threads.

At the moment they are homogeneous, since they are all created from the same
cpu_model.  Is that the ultimate intent?

> +static Property riscv_harts_props[] = {
> +    DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1),
> +    DEFINE_PROP_STRING("cpu-model", RISCVHartArrayState, cpu_model),
> +};

How does num_harts interact with max_cpus and smp_cpus, and thus the related
command-line options?


reply via email to

[Prev in Thread] Current Thread [Next in Thread]