[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 7/9] ppc: Fix slbia decode
From: |
Benjamin Herrenschmidt |
Subject: |
[Qemu-devel] [PATCH 7/9] ppc: Fix slbia decode |
Date: |
Tue, 7 Jun 2016 12:50:26 +1000 |
Since at least the 2.05 architecture, the slbia instruction takes an
IH field in the opcode to provide some control on the effect of the
slbia on the ERATs (level-1 TLB).
We can safely ignore it as we always flush the whole qemu TLB but
we should allow the bits in the decode.
Signed-off-by: Benjamin Herrenschmidt <address@hidden>
---
target-ppc/translate.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target-ppc/translate.c b/target-ppc/translate.c
index 3255184..33a9223 100644
--- a/target-ppc/translate.c
+++ b/target-ppc/translate.c
@@ -9980,7 +9980,7 @@ GEN_HANDLER(tlbiel, 0x1F, 0x12, 0x08, 0x001F0001,
PPC_MEM_TLBIE),
GEN_HANDLER(tlbie, 0x1F, 0x12, 0x09, 0x001F0001, PPC_MEM_TLBIE),
GEN_HANDLER(tlbsync, 0x1F, 0x16, 0x11, 0x03FFF801, PPC_MEM_TLBSYNC),
#if defined(TARGET_PPC64)
-GEN_HANDLER(slbia, 0x1F, 0x12, 0x0F, 0x03FFFC01, PPC_SLBI),
+GEN_HANDLER(slbia, 0x1F, 0x12, 0x0F, 0x031FFC01, PPC_SLBI),
GEN_HANDLER(slbie, 0x1F, 0x12, 0x0D, 0x03FF0001, PPC_SLBI),
#endif
GEN_HANDLER(eciwx, 0x1F, 0x16, 0x0D, 0x00000001, PPC_EXTERN),
--
2.5.5
- [Qemu-devel] [PATCH 1/9] ppc: Properly tag the translation cache based on MMU mode, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 5/9] ppc: POWER7 has lq/stq instructions and stq need to check ISA, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 6/9] ppc: Fix mtmsr decoding, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 9/9] ppc: Do not take exceptions on unknown SPRs in privileged mode, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 7/9] ppc: Fix slbia decode,
Benjamin Herrenschmidt <=
- [Qemu-devel] [PATCH 4/9] ppc: POWER7 had ACOP and PID registers, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 2/9] ppc: Fix tlb invalidations on 6xx/7xx/7xxx 32-bit processors, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 8/9] ppc: Add missing slbfee. instruction on ppc64 BookS processors, Benjamin Herrenschmidt, 2016/06/06
- [Qemu-devel] [PATCH 3/9] ppc: Batch TLB flushes on 32-bit 6xx/7xx/7xxx in hash mode, Benjamin Herrenschmidt, 2016/06/06