[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-arm] [Qemu-devel] [PATCH 03/26] target/arm: Implement dummy ve
From: |
Richard Henderson |
Subject: |
Re: [Qemu-arm] [Qemu-devel] [PATCH 03/26] target/arm: Implement dummy versions of M-profile FP-related registers |
Date: |
Tue, 23 Apr 2019 10:55:24 -0700 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 |
On 4/16/19 5:57 AM, Peter Maydell wrote:
> The M-profile floating point support has three associated config
> registers: FPCAR, FPCCR and FPDSCR. It also makes the registers
> CPACR and NSACR have behaviour other than reads-as-zero.
> Add support for all of these as simple reads-as-written registers.
> We will hook up actual functionality later.
>
> The main complexity here is handling the FPCCR register, which
> has a mix of banked and unbanked bits.
>
> Note that we don't share storage with the A-profile
> cpu->cp15.nsacr and cpu->cp15.cpacr_el1, though the behaviour
> is quite similar, for two reasons:
> * the M profile CPACR is banked between security states
> * it preserves the invariant that M profile uses no state
> inside the cp15 substruct
>
> Signed-off-by: Peter Maydell <address@hidden>
> ---
> target/arm/cpu.h | 34 ++++++++++++
> hw/intc/armv7m_nvic.c | 125 ++++++++++++++++++++++++++++++++++++++++++
> target/arm/cpu.c | 5 ++
> target/arm/machine.c | 16 ++++++
> 4 files changed, 180 insertions(+)
Reviewed-by: Richard Henderson <address@hidden>
r~
- [Qemu-arm] [PATCH 00/26] target/arm: Implement M profile floating point, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 01/26] target/arm: Make sure M-profile FPSCR RES0 bits are not settable, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 02/26] hw/intc/armv7m_nvic: Allow reading of M-profile MVFR* registers, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 03/26] target/arm: Implement dummy versions of M-profile FP-related registers, Peter Maydell, 2019/04/16
- Re: [Qemu-arm] [Qemu-devel] [PATCH 03/26] target/arm: Implement dummy versions of M-profile FP-related registers,
Richard Henderson <=
- [Qemu-arm] [PATCH 04/26] target/arm: Disable most VFP sysregs for M-profile, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 06/26] target/arm: Decode FP instructions for M profile, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 07/26] target/arm: Clear CONTROL_S.SFPA in SG insn if FPU present, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 08/26] target/arm: Handle SFPA and FPCA bits in reads and writes of CONTROL, Peter Maydell, 2019/04/16
- [Qemu-arm] [PATCH 09/26] target/arm/helper: don't return early for STKOF faults during stacking, Peter Maydell, 2019/04/16