[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 1/6] target/sh4: add missing tcg_temp_free() in _deco
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [PULL 1/6] target/sh4: add missing tcg_temp_free() in _decode_opc() |
Date: |
Mon, 18 Dec 2017 23:40:25 +0100 |
From: Philippe Mathieu-Daudé <address@hidden>
missed in c55497ecb8c and 852d481faf7.
Signed-off-by: Philippe Mathieu-Daudé <address@hidden>
Message-Id: <address@hidden>
Reviewed-by: Aurelien Jarno <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
---
target/sh4/translate.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/target/sh4/translate.c b/target/sh4/translate.c
index 8569179883..f56808b45d 100644
--- a/target/sh4/translate.c
+++ b/target/sh4/translate.c
@@ -601,6 +601,7 @@ static void _decode_opc(DisasContext * ctx)
tcg_gen_subi_i32(addr, REG(B11_8), 4);
tcg_gen_qemu_st_i32(REG(B7_4), addr, ctx->memidx, MO_TEUL);
tcg_gen_mov_i32(REG(B11_8), addr);
+ tcg_temp_free(addr);
}
return;
case 0x6004: /* mov.b @Rm+,Rn */
@@ -1524,6 +1525,7 @@ static void _decode_opc(DisasContext * ctx)
tcg_gen_qemu_ld_i32(val, REG(B11_8), ctx->memidx, MO_TEUL);
gen_helper_movcal(cpu_env, REG(B11_8), val);
tcg_gen_qemu_st_i32(REG(0), REG(B11_8), ctx->memidx, MO_TEUL);
+ tcg_temp_free(val);
}
ctx->has_movcal = 1;
return;
--
2.15.1
- [Qemu-devel] [PULL 0/6] Queued target/sh4 patches, Aurelien Jarno, 2017/12/18
- [Qemu-devel] [PULL 1/6] target/sh4: add missing tcg_temp_free() in _decode_opc(),
Aurelien Jarno <=
- [Qemu-devel] [PULL 3/6] target/sh4: Use cmpxchg for movco when parallel_cpus, Aurelien Jarno, 2017/12/18
- [Qemu-devel] [PULL 2/6] target/sh4: fix TCG leak during gusa sequence, Aurelien Jarno, 2017/12/18
- [Qemu-devel] [PULL 4/6] target/sh4: Convert to DisasJumpType, Aurelien Jarno, 2017/12/18
- [Qemu-devel] [PULL 6/6] target/sh4: Convert to DisasContextBase, Aurelien Jarno, 2017/12/18
- [Qemu-devel] [PULL 5/6] target/sh4: Do not singlestep after exceptions, Aurelien Jarno, 2017/12/18
- Re: [Qemu-devel] [PULL 0/6] Queued target/sh4 patches, Peter Maydell, 2017/12/19