commit-gnuradio
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Commit-gnuradio] r7986 - in usrp-hw/trunk: . rf-test


From: matt
Subject: [Commit-gnuradio] r7986 - in usrp-hw/trunk: . rf-test
Date: Tue, 11 Mar 2008 00:57:13 -0600 (MDT)

Author: matt
Date: 2008-03-11 00:57:11 -0600 (Tue, 11 Mar 2008)
New Revision: 7986

Added:
   usrp-hw/trunk/rf-test/
   usrp-hw/trunk/rf-test/gnetlistrc
   usrp-hw/trunk/rf-test/gschemrc
   usrp-hw/trunk/rf-test/netlist_cmd
   usrp-hw/trunk/rf-test/rf-test.prj
   usrp-hw/trunk/rf-test/rf-test.sch
Log:
first checkin



Property changes on: usrp-hw/trunk/rf-test
___________________________________________________________________
Name: svn:ignore
   + *.cmd
*.log


Added: usrp-hw/trunk/rf-test/gnetlistrc
===================================================================
--- usrp-hw/trunk/rf-test/gnetlistrc                            (rev 0)
+++ usrp-hw/trunk/rf-test/gnetlistrc    2008-03-11 06:57:11 UTC (rev 7986)
@@ -0,0 +1,3 @@
+(component-library "../sym")
+(component-library "../sym/generated")
+

Added: usrp-hw/trunk/rf-test/gschemrc
===================================================================
--- usrp-hw/trunk/rf-test/gschemrc                              (rev 0)
+++ usrp-hw/trunk/rf-test/gschemrc      2008-03-11 06:57:11 UTC (rev 7986)
@@ -0,0 +1,3 @@
+(component-library "../sym")
+(component-library "../sym/generated")
+

Added: usrp-hw/trunk/rf-test/netlist_cmd
===================================================================
--- usrp-hw/trunk/rf-test/netlist_cmd                           (rev 0)
+++ usrp-hw/trunk/rf-test/netlist_cmd   2008-03-11 06:57:11 UTC (rev 7986)
@@ -0,0 +1,3 @@
+gsch2pcb rf-test.prj
+gnetlist -g partslist3 -o rf-test.bom rf-test.sch
+


Property changes on: usrp-hw/trunk/rf-test/netlist_cmd
___________________________________________________________________
Name: svn:executable
   + *

Added: usrp-hw/trunk/rf-test/rf-test.prj
===================================================================
--- usrp-hw/trunk/rf-test/rf-test.prj                           (rev 0)
+++ usrp-hw/trunk/rf-test/rf-test.prj   2008-03-11 06:57:11 UTC (rev 7986)
@@ -0,0 +1,6 @@
+# List all schematics
+schematics rf-test.sch
+
+output-name rf-test
+
+elements-dir ../pkg/newlib

Added: usrp-hw/trunk/rf-test/rf-test.sch
===================================================================
--- usrp-hw/trunk/rf-test/rf-test.sch                           (rev 0)
+++ usrp-hw/trunk/rf-test/rf-test.sch   2008-03-11 06:57:11 UTC (rev 7986)
@@ -0,0 +1,621 @@
+v 20080127 1
+C 65600 29400 0 0 0 title-bordered-C.sym
+T 82500 30300 5 10 1 1 0 0 1
+date=$Date: 2004/11/22 23:59:42 $
+T 84400 30000 5 10 1 1 0 0 1
+rev=$Revision: 1.5 $
+T 84500 29700 5 10 1 1 0 0 1
+auth=$Author: matt $
+T 80300 30000 5 10 1 1 0 0 1
+fname=$Source: /home/matt/usrp-hw-cvs/usrp-hw/basic-dboard/rxmod.sch,v $
+T 83700 30700 8 14 1 1 0 4 1
+title=RF Test Structures
+T 81300 29700 9 10 1 0 0 0 1
+1
+T 82100 29700 9 10 1 0 0 0 1
+1
+N 85000 40900 84200 40900 4
+{
+T 85000 40900 5 10 1 1 0 6 1
+netname=VINP_A
+}
+N 85000 39700 84200 39700 4
+{
+T 85000 39700 5 10 1 1 0 6 1
+netname=VINN_A
+}
+N 82800 43300 82000 43300 4
+{
+T 82100 43300 5 10 1 1 0 0 1
+netname=VREF
+}
+C 80700 45000 1 0 0 SMA-5.sym
+{
+T 80700 45800 5 10 1 1 0 0 1
+refdes=J18
+T 80700 45000 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 80600 44000 1 180 1 generic-power.sym
+{
+T 80800 43750 5 10 1 1 180 3 1
+net=AGND:1
+}
+N 80800 45000 80800 44000 4
+C 83200 44200 1 0 1 T1-1T.sym
+{
+T 82000 45800 5 10 1 1 0 6 1
+refdes=T1
+T 83200 44200 5 10 0 1 0 6 1
+footprint=MINICIRCUITS_CD542
+T 81900 45600 5 10 1 1 0 0 1
+device=ADT1-1WT
+}
+C 81300 45300 1 270 0 resistor-1.sym
+{
+T 81600 44900 5 10 1 1 0 0 1
+refdes=R3
+T 81600 44600 5 10 1 1 0 0 1
+value=50
+T 81300 45300 5 10 0 1 270 0 1
+footprint=0603
+}
+N 81200 45500 81700 45500 4
+N 81400 45500 81400 45300 4
+N 81700 44300 80800 44300 4
+N 81400 44300 81400 44400 4
+C 83400 45400 1 0 0 resistor-1.sym
+{
+T 84000 45800 5 10 1 1 180 0 1
+refdes=R4
+T 84000 45300 5 10 1 1 180 0 1
+value=50
+T 83400 45400 5 10 0 1 0 0 1
+footprint=0603
+}
+C 83400 44200 1 0 0 resistor-1.sym
+{
+T 84000 44600 5 10 1 1 180 0 1
+refdes=R5
+T 84000 44100 5 10 1 1 180 0 1
+value=50
+T 83400 44200 5 10 0 1 0 0 1
+footprint=0603
+}
+C 85100 45300 1 0 0 capacitor-1.sym
+{
+T 85700 45600 5 10 1 1 0 0 1
+refdes=C22
+T 85700 45200 5 10 1 1 0 0 1
+value=10pF
+T 85100 45300 5 10 0 1 90 0 1
+footprint=0603
+}
+C 85100 44100 1 0 0 capacitor-1.sym
+{
+T 85700 44400 5 10 1 1 0 0 1
+refdes=C23
+T 85700 44000 5 10 1 1 0 0 1
+value=10pF
+T 85100 44100 5 10 0 1 90 0 1
+footprint=0603
+}
+C 86200 45300 1 270 1 generic-power.sym
+{
+T 86450 45500 5 10 1 1 270 3 1
+net=AGND:1
+}
+N 86000 45500 86200 45500 4
+C 86200 44100 1 270 1 generic-power.sym
+{
+T 86450 44300 5 10 1 1 270 3 1
+net=AGND:1
+}
+N 86000 44300 86200 44300 4
+N 83200 45500 83400 45500 4
+N 83200 44300 83400 44300 4
+C 82500 42700 1 90 1 generic-power.sym
+{
+T 82250 42500 5 10 1 1 90 3 1
+net=AVDD:1
+}
+C 85500 42700 1 270 0 generic-power.sym
+{
+T 85750 42500 5 10 1 1 270 3 1
+net=AGND:1
+}
+C 82800 42400 1 0 0 resistor-1.sym
+{
+T 83400 42800 5 10 1 1 180 0 1
+refdes=R6
+T 83400 42300 5 10 1 1 180 0 1
+value=1K
+T 82800 42400 5 10 0 1 0 0 1
+footprint=0603
+}
+C 84100 41600 1 0 0 capacitor-1.sym
+{
+T 84700 41900 5 10 1 1 0 0 1
+refdes=C24
+T 84700 41500 5 10 1 1 0 0 1
+value=.1uF
+T 84100 41600 5 10 0 1 90 0 1
+footprint=0603
+}
+C 84100 42400 1 0 0 resistor-1.sym
+{
+T 84700 42800 5 10 1 1 180 0 1
+refdes=R7
+T 84700 42300 5 10 1 1 180 0 1
+value=1K
+T 84100 42400 5 10 0 1 0 0 1
+footprint=0603
+}
+N 82500 42500 82800 42500 4
+N 83700 42500 84100 42500 4
+N 85000 42500 85500 42500 4
+N 85200 42500 85200 41800 4
+N 85200 41800 85000 41800 4
+N 83900 41800 84100 41800 4
+C 82800 43200 1 0 0 resistor-1.sym
+{
+T 83400 43600 5 10 1 1 180 0 1
+refdes=R8
+T 83400 43100 5 10 1 1 180 0 1
+value=None
+T 82800 43200 5 10 0 1 0 0 1
+footprint=0603
+}
+N 83900 43300 83700 43300 4
+N 83900 42500 83900 44900 4
+N 83900 44900 83200 44900 4
+N 85100 45500 84300 45500 4
+{
+T 85100 45500 5 10 1 1 0 6 1
+netname=VINP_B
+}
+N 85100 44300 84300 44300 4
+{
+T 85100 44300 5 10 1 1 0 6 1
+netname=VINN_B
+}
+C 80600 40400 1 0 0 SMA-5.sym
+{
+T 80600 41200 5 10 1 1 0 0 1
+refdes=J19
+T 80600 40400 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 80500 39400 1 180 1 generic-power.sym
+{
+T 80700 39150 5 10 1 1 180 3 1
+net=AGND:1
+}
+N 80700 40400 80700 39400 4
+C 83100 41000 1 180 0 T1-1T.sym
+{
+T 82000 39400 5 10 1 1 180 0 1
+refdes=T2
+T 83100 41000 5 10 0 1 180 0 1
+footprint=MINICIRCUITS_CD542
+T 81800 39600 5 10 1 1 180 6 1
+device=ADT1-1WT
+}
+C 81200 40700 1 270 0 resistor-1.sym
+{
+T 81500 40300 5 10 1 1 0 0 1
+refdes=R9
+T 81500 40000 5 10 1 1 0 0 1
+value=50
+T 81200 40700 5 10 0 1 270 0 1
+footprint=0603
+}
+N 81100 40900 81600 40900 4
+N 81300 40900 81300 40700 4
+N 81600 39700 80700 39700 4
+N 81300 39700 81300 39800 4
+C 83300 40800 1 0 0 resistor-1.sym
+{
+T 83900 41200 5 10 1 1 180 0 1
+refdes=R10
+T 83900 40700 5 10 1 1 180 0 1
+value=50
+T 83300 40800 5 10 0 1 0 0 1
+footprint=0603
+}
+C 83300 39600 1 0 0 resistor-1.sym
+{
+T 83900 40000 5 10 1 1 180 0 1
+refdes=R11
+T 83900 39500 5 10 1 1 180 0 1
+value=50
+T 83300 39600 5 10 0 1 0 0 1
+footprint=0603
+}
+C 85000 40700 1 0 0 capacitor-1.sym
+{
+T 85600 41000 5 10 1 1 0 0 1
+refdes=C25
+T 85600 40600 5 10 1 1 0 0 1
+value=10pF
+T 85000 40700 5 10 0 1 90 0 1
+footprint=0603
+}
+C 85000 39500 1 0 0 capacitor-1.sym
+{
+T 85600 39800 5 10 1 1 0 0 1
+refdes=C26
+T 85600 39400 5 10 1 1 0 0 1
+value=10pF
+T 85000 39500 5 10 0 1 90 0 1
+footprint=0603
+}
+C 86100 40700 1 270 1 generic-power.sym
+{
+T 86350 40900 5 10 1 1 270 3 1
+net=AGND:1
+}
+N 85900 40900 86100 40900 4
+C 86100 39500 1 270 1 generic-power.sym
+{
+T 86350 39700 5 10 1 1 270 3 1
+net=AGND:1
+}
+N 85900 39700 86100 39700 4
+N 83100 40900 83300 40900 4
+N 83100 39700 83300 39700 4
+N 83900 40300 83900 42500 4
+N 83100 40300 83900 40300 4
+C 68100 43200 1 0 1 header4-1.sym
+{
+T 67700 44900 5 10 1 1 0 6 1
+refdes=J38
+T 68000 43650 5 10 0 0 0 6 1
+device=HEADER4
+T 68100 43200 5 10 0 0 0 6 1
+footprint=CONNECTOR 4 1
+}
+C 71400 44700 1 180 0 T1-1T.sym
+{
+T 70300 43100 5 10 1 1 180 0 1
+refdes=T2
+T 71400 44700 5 10 0 1 180 0 1
+footprint=MINICIRCUITS_CD542
+T 70100 43300 5 10 1 1 180 6 1
+device=ADT1-1WT
+}
+C 72700 44100 1 0 1 SMA-5.sym
+{
+T 72700 44900 5 10 1 1 0 6 1
+refdes=J18
+T 72700 44100 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+N 68100 44200 69000 44200 4
+N 69000 44200 69000 44600 4
+N 69000 44600 69900 44600 4
+N 68100 43800 69000 43800 4
+N 69000 43800 69000 43400 4
+N 69000 43400 69900 43400 4
+N 71400 44600 72200 44600 4
+N 71400 43400 72600 43400 4
+N 72600 43400 72600 44100 4
+C 68500 40600 1 0 0 SMA-5.sym
+{
+T 68500 41400 5 10 1 1 0 0 1
+refdes=J18
+T 68500 40600 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 69600 40800 1 270 0 resistor-1.sym
+{
+T 69900 40400 5 10 1 1 0 0 1
+refdes=R9
+T 69900 40200 5 10 1 1 0 0 1
+footprint=0402
+}
+N 69700 40800 69700 41100 4
+N 69700 41100 69000 41100 4
+N 69700 39900 69700 39700 4
+N 69700 39700 68600 39700 4
+N 68600 39700 68600 40600 4
+N 68100 44600 68400 44600 4
+N 68400 44600 68400 43400 4
+N 68400 43400 68100 43400 4
+C 70500 40600 1 0 0 SMA-5.sym
+{
+T 70500 41400 5 10 1 1 0 0 1
+refdes=J18
+T 70500 40600 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 71600 40800 1 270 0 resistor-1.sym
+{
+T 71900 40400 5 10 1 1 0 0 1
+refdes=R9
+T 71900 40200 5 10 1 1 0 0 1
+footprint=0603
+}
+N 71700 40800 71700 41100 4
+N 71700 41100 71000 41100 4
+N 71700 39900 71700 39700 4
+N 71700 39700 70600 39700 4
+N 70600 39700 70600 40600 4
+C 72500 40600 1 0 0 SMA-5.sym
+{
+T 72500 41400 5 10 1 1 0 0 1
+refdes=J18
+T 72500 40600 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 73600 40800 1 270 0 resistor-1.sym
+{
+T 73900 40400 5 10 1 1 0 0 1
+refdes=R9
+T 73900 40200 5 10 1 1 0 0 1
+footprint=1206
+}
+N 73700 40800 73700 41100 4
+N 73700 41100 73000 41100 4
+N 73700 39900 73700 39700 4
+N 73700 39700 72600 39700 4
+N 72600 39700 72600 40600 4
+C 74200 44200 1 0 0 SMA-5.sym
+{
+T 74200 45000 5 10 1 1 0 0 1
+refdes=J18
+T 74200 44200 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 75600 44200 1 0 1 SMA-5.sym
+{
+T 75600 45000 5 10 1 1 0 6 1
+refdes=J18
+T 75600 44200 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+N 74700 44700 75100 44700 4
+N 74300 44200 74300 44000 4
+N 74300 44000 75500 44000 4
+N 75500 44000 75500 44200 4
+C 68400 37100 1 0 0 SMA-5.sym
+{
+T 68400 37900 5 10 1 1 0 0 1
+refdes=J18
+T 68400 37100 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 69800 37100 1 0 1 SMA-5.sym
+{
+T 69800 37900 5 10 1 1 0 6 1
+refdes=J18
+T 69800 37100 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+N 68900 37600 69300 37600 4
+N 68500 37100 68500 36900 4
+N 68500 36900 69700 36900 4
+N 69700 36900 69700 37100 4
+C 71900 37700 1 270 0 resistor-1.sym
+{
+T 72200 37300 5 10 1 1 0 0 1
+refdes=R9
+T 72200 37100 5 10 1 1 0 0 1
+footprint=0603
+}
+C 70900 37500 1 0 0 SMA-5.sym
+{
+T 70900 38300 5 10 1 1 0 0 1
+refdes=J18
+T 70900 37500 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 73400 37700 1 270 0 resistor-1.sym
+{
+T 73700 37300 5 10 1 1 0 0 1
+refdes=R9
+T 73700 37100 5 10 1 1 0 0 1
+footprint=0603
+}
+C 75100 37700 1 270 0 resistor-1.sym
+{
+T 75400 37300 5 10 1 1 0 0 1
+refdes=R9
+T 75400 37100 5 10 1 1 0 0 1
+footprint=0603
+}
+C 76400 37500 1 0 1 SMA-5.sym
+{
+T 76400 38300 5 10 1 1 0 6 1
+refdes=J18
+T 76400 37500 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+C 72300 37900 1 0 0 resistor-1.sym
+{
+T 72700 38200 5 10 1 1 90 0 1
+refdes=R9
+T 72900 38200 5 10 1 1 90 0 1
+footprint=0603
+}
+C 73800 37900 1 0 0 resistor-1.sym
+{
+T 74200 38200 5 10 1 1 90 0 1
+refdes=R9
+T 74400 38200 5 10 1 1 90 0 1
+footprint=0603
+}
+N 71000 37500 71000 36600 4
+N 71000 36600 76300 36600 4
+N 76300 36600 76300 37500 4
+N 75200 36600 75200 36800 4
+N 73500 36600 73500 36800 4
+N 72000 36600 72000 36800 4
+N 71400 38000 72300 38000 4
+N 72000 37700 72000 38000 4
+N 73200 38000 73800 38000 4
+N 74700 38000 75900 38000 4
+N 73500 37700 73500 38000 4
+N 75200 37700 75200 38000 4
+C 68300 34600 1 0 0 SMA-5.sym
+{
+T 68300 35400 5 10 1 1 0 0 1
+refdes=J18
+T 68300 34600 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 71300 34600 1 0 1 SMA-5.sym
+{
+T 71300 35400 5 10 1 1 0 6 1
+refdes=J18
+T 71300 34600 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+N 68800 35100 69300 35100 4
+N 68400 34600 68400 34400 4
+N 68400 34400 71200 34400 4
+N 71200 34400 71200 34600 4
+C 69300 35000 1 0 0 resistor-1.sym
+{
+T 69700 35300 5 10 1 1 90 0 1
+refdes=R9
+T 69900 35300 5 10 1 1 90 0 1
+footprint=0603
+}
+N 70200 35100 70800 35100 4
+C 72300 34600 1 0 0 SMA-5.sym
+{
+T 72300 35400 5 10 1 1 0 0 1
+refdes=J18
+T 72300 34600 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 75300 34600 1 0 1 SMA-5.sym
+{
+T 75300 35400 5 10 1 1 0 6 1
+refdes=J18
+T 75300 34600 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+N 72800 35100 73300 35100 4
+N 72400 34600 72400 34400 4
+N 72400 34400 75200 34400 4
+N 75200 34400 75200 34600 4
+C 73300 35000 1 0 0 resistor-1.sym
+{
+T 73700 35300 5 10 1 1 90 0 1
+refdes=R9
+T 73900 35300 5 10 1 1 90 0 1
+footprint=0402
+}
+N 74200 35100 74800 35100 4
+C 75900 34600 1 0 0 SMA-5.sym
+{
+T 75900 35400 5 10 1 1 0 0 1
+refdes=J18
+T 75900 34600 5 10 0 1 0 6 1
+footprint=SMA_VERT
+}
+C 78900 34600 1 0 1 SMA-5.sym
+{
+T 78900 35400 5 10 1 1 0 6 1
+refdes=J18
+T 78900 34600 5 10 0 1 0 0 1
+footprint=SMA_VERT
+}
+N 76400 35100 76900 35100 4
+N 76000 34600 76000 34400 4
+N 76000 34400 78800 34400 4
+N 78800 34400 78800 34600 4
+C 76900 35000 1 0 0 resistor-1.sym
+{
+T 77300 35300 5 10 1 1 90 0 1
+refdes=R9
+T 77500 35300 5 10 1 1 90 0 1
+footprint=1206
+}
+N 77800 35100 78400 35100 4
+C 69000 31200 1 0 1 header4-1.sym
+{
+T 68600 32900 5 10 1 1 0 6 1
+refdes=J38
+T 68900 31650 5 10 0 0 0 6 1
+device=HEADER4
+T 69000 31200 5 10 0 0 0 6 1
+footprint=CONNECTOR 4 1
+}
+N 69000 32200 69900 32200 4
+N 69900 32200 69900 32700 4
+N 69000 31800 69900 31800 4
+N 69900 31800 69900 31300 4
+N 69000 32600 69300 32600 4
+N 69300 32600 69300 31400 4
+N 69300 31400 69000 31400 4
+C 71100 32400 1 270 0 resistor-1.sym
+{
+T 71400 32000 5 10 1 1 0 0 1
+refdes=R9
+T 71400 31800 5 10 1 1 0 0 1
+footprint=0603
+}
+C 73200 32400 1 270 0 resistor-1.sym
+{
+T 73500 32000 5 10 1 1 0 0 1
+refdes=R9
+T 73500 31800 5 10 1 1 0 0 1
+footprint=0603
+}
+C 74900 32400 1 270 0 resistor-1.sym
+{
+T 75200 32000 5 10 1 1 0 0 1
+refdes=R9
+T 75200 31800 5 10 1 1 0 0 1
+footprint=0603
+}
+C 72100 32600 1 0 0 resistor-1.sym
+{
+T 72500 32900 5 10 1 1 90 0 1
+refdes=R9
+T 72700 32900 5 10 1 1 90 0 1
+footprint=0603
+}
+C 73600 32600 1 0 0 resistor-1.sym
+{
+T 74000 32900 5 10 1 1 90 0 1
+refdes=R9
+T 74200 32900 5 10 1 1 90 0 1
+footprint=0603
+}
+N 75000 31300 75000 31500 4
+N 73300 31300 73300 31500 4
+N 71200 31300 71200 31500 4
+N 71200 32400 71200 32700 4
+N 73000 32700 73600 32700 4
+N 73300 32400 73300 32700 4
+N 75000 32400 75000 32700 4
+C 70200 32400 1 270 0 resistor-1.sym
+{
+T 70500 32000 5 10 1 1 0 0 1
+refdes=R9
+T 70500 31800 5 10 1 1 0 0 1
+footprint=0603
+}
+N 70300 31300 70300 31500 4
+N 70300 32400 70300 32700 4
+N 69900 32700 72100 32700 4
+C 72100 31200 1 0 0 resistor-1.sym
+{
+T 72500 31500 5 10 1 1 90 0 1
+refdes=R9
+T 72700 31500 5 10 1 1 90 0 1
+footprint=0603
+}
+N 69900 31300 72100 31300 4
+N 73000 31300 73600 31300 4
+C 73600 31200 1 0 0 resistor-1.sym
+{
+T 74000 31500 5 10 1 1 90 0 1
+refdes=R9
+T 74200 31500 5 10 1 1 90 0 1
+footprint=0603
+}





reply via email to

[Prev in Thread] Current Thread [Next in Thread]