[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-trivial] [PATCH 2/4] Replace Qemu by QEMU in internal documentatio
From: |
Stefan Weil |
Subject: |
[Qemu-trivial] [PATCH 2/4] Replace Qemu by QEMU in internal documentation |
Date: |
Sat, 7 Apr 2012 09:23:37 +0200 |
The official spelling is QEMU.
Signed-off-by: Stefan Weil <address@hidden>
---
CODING_STYLE | 2 +-
docs/ccid.txt | 2 +-
docs/specs/ivshmem_device_spec.txt | 2 +-
target-alpha/STATUS | 2 +-
target-mips/TODO | 4 ++--
5 files changed, 6 insertions(+), 6 deletions(-)
diff --git a/CODING_STYLE b/CODING_STYLE
index 7c82d4d..dcbce28 100644
--- a/CODING_STYLE
+++ b/CODING_STYLE
@@ -1,4 +1,4 @@
-Qemu Coding Style
+QEMU Coding Style
=================
Please use the script checkpatch.pl in the scripts directory to check
diff --git a/docs/ccid.txt b/docs/ccid.txt
index b8e504a..450a66a 100644
--- a/docs/ccid.txt
+++ b/docs/ccid.txt
@@ -1,4 +1,4 @@
-Qemu CCID Device Documentation.
+QEMU CCID Device Documentation.
Contents
1. USB CCID device
diff --git a/docs/specs/ivshmem_device_spec.txt
b/docs/specs/ivshmem_device_spec.txt
index 23dd2ba..667a862 100644
--- a/docs/specs/ivshmem_device_spec.txt
+++ b/docs/specs/ivshmem_device_spec.txt
@@ -24,7 +24,7 @@ The device currently supports 4 registers of 32-bits each.
Registers
are used for synchronization between guests sharing the same memory object when
interrupts are supported (this requires using the shared memory server).
-The server assigns each VM an ID number and sends this ID number to the Qemu
+The server assigns each VM an ID number and sends this ID number to the QEMU
process when the guest starts.
enum ivshmem_registers {
diff --git a/target-alpha/STATUS b/target-alpha/STATUS
index 742e370..6c97445 100644
--- a/target-alpha/STATUS
+++ b/target-alpha/STATUS
@@ -4,7 +4,7 @@ Alpha emulation structure:
cpu.h : CPU definitions globally exported
exec.h : CPU definitions used only for translated code execution
helper.c : helpers that can be called either by the translated code
- or the Qemu core, including the exception handler.
+ or the QEMU core, including the exception handler.
op_helper.c : helpers that can be called only from TCG
helper.h : TCG helpers prototypes
translate.c : Alpha instructions to micro-operations translator
diff --git a/target-mips/TODO b/target-mips/TODO
index 9101881..2a3546f 100644
--- a/target-mips/TODO
+++ b/target-mips/TODO
@@ -16,7 +16,7 @@ General
Existing documentation is x86-centric.
- Reverse endianness bit not implemented
- The TLB emulation is very inefficient:
- Qemu's softmmu implements a x86-style MMU, with separate entries
+ QEMU's softmmu implements a x86-style MMU, with separate entries
for read/write/execute, a TLB index which is just a modulo of the
virtual address, and a set of TLBs for each user/kernel/supervisor
MMU mode.
@@ -25,7 +25,7 @@ General
up to 256 ASID tags as additional matching criterion (which roughly
equates to 256 MMU modes). It also has a global flag which causes
entries to match regardless of ASID.
- To cope with these differences, Qemu currently flushes the TLB at
+ To cope with these differences, QEMU currently flushes the TLB at
each ASID change. Using the MMU modes to implement ASIDs hinges on
implementing the global bit efficiently.
- save/restore of the CPU state is not implemented (see machine.c).
--
1.7.9
- [Qemu-trivial] [PATCH 0/4] Replace Qemu by QEMU, Stefan Weil, 2012/04/07
- [Qemu-trivial] [PATCH 3/4] Replace Qemu by QEMU in w32 installation path (prefix), Stefan Weil, 2012/04/07
- [Qemu-trivial] [PATCH 2/4] Replace Qemu by QEMU in internal documentation,
Stefan Weil <=
- [Qemu-trivial] [PATCH 4/4] Replace Qemu by QEMU in comments, Stefan Weil, 2012/04/07
- [Qemu-trivial] [PATCH 1/4] Replace Qemu by QEMU in user visible documentation, Stefan Weil, 2012/04/07
- Re: [Qemu-trivial] [Qemu-devel] [PATCH 0/4] Replace Qemu by QEMU, Andreas Färber, 2012/04/07
- Re: [Qemu-trivial] [PATCH 0/4] Replace Qemu by QEMU, Blue Swirl, 2012/04/07