qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3] disas/riscv.c: rvv: Add disas support for vector instruct


From: Alistair Francis
Subject: Re: [PATCH v3] disas/riscv.c: rvv: Add disas support for vector instructions
Date: Mon, 10 Oct 2022 14:11:33 +1000

On Wed, Sep 28, 2022 at 3:19 PM Yang Liu <liuyang22@iscas.ac.cn> wrote:
>
> Tested with https://github.com/ksco/rvv-decoder-tests
>
> Expected checkpatch errors for consistency and brevity reasons:
>
> ERROR: line over 90 characters
> ERROR: trailing statements should be on next line
> ERROR: braces {} are necessary for all arms of this statement
>
> Signed-off-by: Yang Liu <liuyang22@iscas.ac.cn>

Acked-by: Alistair Francis <alistair.francis@wdc.com>

Alistair



reply via email to

[Prev in Thread] Current Thread [Next in Thread]