qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 4/6] target/riscv: add support for zdinx


From: Richard Henderson
Subject: Re: [PATCH v2 4/6] target/riscv: add support for zdinx
Date: Fri, 31 Dec 2021 12:07:55 -0800
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.14.0

On 12/30/21 7:23 PM, Weiwei Li wrote:
+    if (reg_num != 0) {
+        switch (get_ol(ctx)) {

get_xl, not get_ol, two instances.


+#ifdef TARGET_RISCV32
+    {
+        TCGv_i64 t = ftemp_new(ctx);
+        tcg_gen_concat_i32_i64(t, cpu_gpr[reg_num], cpu_gpr[reg_num + 1]);
+        return t;
+    }
+#else
+    {
+        TCGv_i64 t = ftemp_new(ctx);
+        tcg_gen_deposit_i64(t, cpu_gpr[reg_num], cpu_gpr[reg_num + 1], 32, 32);
+        return t;
+    }

Unify these two cases and use tcg_gen_concat_tl_i64.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]