[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v14 1/8] [RISCV_PM] Add J-extension into RISC-V
From: |
Alexey Baturo |
Subject: |
[PATCH v14 1/8] [RISCV_PM] Add J-extension into RISC-V |
Date: |
Sun, 17 Oct 2021 20:27:21 +0300 |
Signed-off-by: Alexey Baturo <space.monkey.delivers@gmail.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
target/riscv/cpu.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
index 9e55b2f5b1..3f28dc5f3a 100644
--- a/target/riscv/cpu.h
+++ b/target/riscv/cpu.h
@@ -67,6 +67,7 @@
#define RVS RV('S')
#define RVU RV('U')
#define RVH RV('H')
+#define RVJ RV('J')
/* S extension denotes that Supervisor mode exists, however it is possible
to have a core that support S mode but does not have an MMU and there
@@ -289,6 +290,7 @@ struct RISCVCPU {
bool ext_s;
bool ext_u;
bool ext_h;
+ bool ext_j;
bool ext_v;
bool ext_zba;
bool ext_zbb;
--
2.30.2
- [PATCH v14 0/8] RISC-V Pointer Masking implementation, Alexey Baturo, 2021/10/17
- [PATCH v14 1/8] [RISCV_PM] Add J-extension into RISC-V,
Alexey Baturo <=
- [PATCH v14 2/8] [RISCV_PM] Add CSR defines for RISC-V PM extension, Alexey Baturo, 2021/10/17
- [PATCH v14 3/8] [RISCV_PM] Support CSRs required for RISC-V PM extension except for the h-mode, Alexey Baturo, 2021/10/17
- [PATCH v14 5/8] [RISCV_PM] Print new PM CSRs in QEMU logs, Alexey Baturo, 2021/10/17
- [PATCH v14 4/8] [RISCV_PM] Add J extension state description, Alexey Baturo, 2021/10/17
- [PATCH v14 6/8] [RISCV_PM] Support pointer masking for RISC-V for i/c/f/d/a types of instructions, Alexey Baturo, 2021/10/17
- [PATCH v14 8/8] [RISCV_PM] Allow experimental J-ext to be turned on, Alexey Baturo, 2021/10/17
- [PATCH v14 7/8] [RISCV_PM] Implement address masking functions required for RISC-V Pointer Masking extension, Alexey Baturo, 2021/10/17