qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 5/5] target/riscv: Use RISCVException enum for CSR access


From: Richard Henderson
Subject: Re: [PATCH v2 5/5] target/riscv: Use RISCVException enum for CSR access
Date: Fri, 2 Apr 2021 10:18:58 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.7.1

On 4/1/21 8:18 AM, Alistair Francis wrote:
Signed-off-by: Alistair Francis<alistair.francis@wdc.com>
---
  target/riscv/cpu.h       | 11 +++++++----
  target/riscv/csr.c       | 37 ++++++++++++++++++-------------------
  target/riscv/gdbstub.c   |  8 ++++----
  target/riscv/op_helper.c | 18 +++++++++---------
  4 files changed, 38 insertions(+), 36 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]