[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-ppc] [PATCH v3 07/10] target/ppc: use tcg ops for neg instruction
From: |
Nikunj A Dadhania |
Subject: |
[Qemu-ppc] [PATCH v3 07/10] target/ppc: use tcg ops for neg instruction |
Date: |
Wed, 22 Feb 2017 17:14:40 +0530 |
Signed-off-by: Nikunj A Dadhania <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
---
target/ppc/translate.c | 5 ++++-
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/target/ppc/translate.c b/target/ppc/translate.c
index 43366e7..19e6292 100644
--- a/target/ppc/translate.c
+++ b/target/ppc/translate.c
@@ -1486,7 +1486,10 @@ static inline void gen_op_arith_neg(DisasContext *ctx,
bool compute_ov)
static void gen_neg(DisasContext *ctx)
{
- gen_op_arith_neg(ctx, 0);
+ tcg_gen_neg_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
+ if (unlikely(Rc(ctx->opcode))) {
+ gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
+ }
}
static void gen_nego(DisasContext *ctx)
--
2.7.4
- [Qemu-ppc] [PATCH v3 02/10] target/ppc: optimize gen_write_xer(), (continued)
- [Qemu-ppc] [PATCH v3 02/10] target/ppc: optimize gen_write_xer(), Nikunj A Dadhania, 2017/02/22
- [Qemu-ppc] [PATCH v3 04/10] target/ppc: update ca32 in arithmetic add, Nikunj A Dadhania, 2017/02/22
- [Qemu-ppc] [PATCH v3 05/10] target/ppc: update ca32 in arithmetic substract, Nikunj A Dadhania, 2017/02/22
- [Qemu-ppc] [PATCH v3 06/10] target/ppc: update overflow flags for add/sub, Nikunj A Dadhania, 2017/02/22
- [Qemu-ppc] [PATCH v3 09/10] target/ppc: add ov32 flag in divide operations, Nikunj A Dadhania, 2017/02/22
- [Qemu-ppc] [PATCH v3 08/10] target/ppc: add ov32 flag for multiply low insns, Nikunj A Dadhania, 2017/02/22
- [Qemu-ppc] [PATCH v3 07/10] target/ppc: use tcg ops for neg instruction,
Nikunj A Dadhania <=
- [Qemu-ppc] [PATCH v3 10/10] target/ppc: add mcrxrx instruction, Nikunj A Dadhania, 2017/02/22
- Re: [Qemu-ppc] [PATCH v3 00/10] POWER9 TCG enablements - part15, David Gibson, 2017/02/22