qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] cfc687: hw/sd: add nuvoton MMC


From: Richard Henderson
Subject: [Qemu-commits] [qemu/qemu] cfc687: hw/sd: add nuvoton MMC
Date: Tue, 02 Nov 2021 08:52:15 -0700

  Branch: refs/heads/staging
  Home:   https://github.com/qemu/qemu
  Commit: cfc687d92a2a5272a5ab5a5f0e4aff0d3ef0f3a0
      
https://github.com/qemu/qemu/commit/cfc687d92a2a5272a5ab5a5f0e4aff0d3ef0f3a0
  Author: Shengtan Mao <stmao@google.com>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M hw/sd/meson.build
    A hw/sd/npcm7xx_sdhci.c
    A include/hw/sd/npcm7xx_sdhci.h

  Log Message:
  -----------
  hw/sd: add nuvoton MMC

Signed-off-by: Shengtan Mao <stmao@google.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Chris Rauer <crauer@google.com>
Reviewed-by: Tyrone Ting <kfting@nuvoton.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20211008002628.1958285-2-wuhaotsh@google.com>
[rth: Fix typos of "nonexistent"]
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 0bd70cac2cf1f11198609dce846644e5d43ad6c8
      
https://github.com/qemu/qemu/commit/0bd70cac2cf1f11198609dce846644e5d43ad6c8
  Author: Shengtan Mao <stmao@google.com>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M hw/arm/npcm7xx.c
    M include/hw/arm/npcm7xx.h

  Log Message:
  -----------
  hw/arm: Add Nuvoton SD module to board

Signed-off-by: Shengtan Mao <stmao@google.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Chris Rauer <crauer@google.com>
Reviewed-by: Tyrone Ting <kfting@nuvoton.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20211008002628.1958285-3-wuhaotsh@google.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 1dcf6d6978497f7659afed01f08f74675d356be9
      
https://github.com/qemu/qemu/commit/1dcf6d6978497f7659afed01f08f74675d356be9
  Author: Shengtan Mao <stmao@google.com>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M hw/arm/npcm7xx_boards.c

  Log Message:
  -----------
  hw/arm: Attach MMC to quanta-gbs-bmc

Signed-off-by: Shengtan Mao <stmao@google.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Tyrone Ting <kfting@nuvoton.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20211008002628.1958285-4-wuhaotsh@google.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 7479190d8182be23a50d0daa339eee558fa18bce
      
https://github.com/qemu/qemu/commit/7479190d8182be23a50d0daa339eee558fa18bce
  Author: Shengtan Mao <stmao@google.com>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M tests/qtest/libqos/meson.build
    A tests/qtest/libqos/sdhci-cmd.c
    A tests/qtest/libqos/sdhci-cmd.h

  Log Message:
  -----------
  tests/qtest/libqos: add SDHCI commands

Signed-off-by: Shengtan Mao <stmao@google.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Chris Rauer <crauer@google.com>
Reviewed-by: Tyrone Ting <kfting@nuvoton.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20211008002628.1958285-5-wuhaotsh@google.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 646f8c47916d2b7392ec40a92d63fbee84d0b53a
      
https://github.com/qemu/qemu/commit/646f8c47916d2b7392ec40a92d63fbee84d0b53a
  Author: Shengtan Mao <stmao@google.com>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M tests/qtest/meson.build
    A tests/qtest/npcm7xx_sdhci-test.c

  Log Message:
  -----------
  tests/qtest: add qtests for npcm7xx sdhci

Signed-off-by: Shengtan Mao <stmao@google.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Chris Rauer <crauer@google.com>
Reviewed-by: Tyrone Ting <kfting@nuvoton.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20211008002628.1958285-6-wuhaotsh@google.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: d6f97667b7fde3c14d111da0676c56dbe516a13a
      
https://github.com/qemu/qemu/commit/d6f97667b7fde3c14d111da0676c56dbe516a13a
  Author: Peter Maydell <peter.maydell@linaro.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M configs/targets/aarch64-softmmu.mak
    M configs/targets/arm-linux-user.mak
    M configs/targets/arm-softmmu.mak
    M configs/targets/armeb-linux-user.mak
    A gdb-xml/arm-m-profile-mve.xml
    M target/arm/gdbstub.c

  Log Message:
  -----------
  target/arm: Advertise MVE to gdb when present

Cortex-M CPUs with MVE should advertise this fact to gdb, using the
org.gnu.gdb.arm.m-profile-mve XML feature, which defines the VPR
register.  Presence of this feature also tells gdb to create
pseudo-registers Q0..Q7, so we do not need to tell gdb about them
separately.

Note that unless you have a very recent GDB that includes this fix:
http://patches-tcwg.linaro.org/patch/58133/ gdb will mis-print the
individual fields of the VPR register as zero (but showing the whole
thing as hex, eg with "print /x $vpr" will give the correct value).

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-Id: <20211101160814.5103-1-peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: b17a02db2c2d7ace0e838a6ee17442d9fc75f152
      
https://github.com/qemu/qemu/commit/b17a02db2c2d7ace0e838a6ee17442d9fc75f152
  Author: Philippe Mathieu-Daudé <f4bug@amsat.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M target/arm/translate.c

  Log Message:
  -----------
  target/arm: Use tcg_constant_i32() in op_smlad()

Avoid using a TCG temporary for a read-only constant.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20211029231834.2476117-2-f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: f8f2dcba563405f17f3acbeda71a8a073eb6674d
      
https://github.com/qemu/qemu/commit/f8f2dcba563405f17f3acbeda71a8a073eb6674d
  Author: Philippe Mathieu-Daudé <f4bug@amsat.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M target/arm/translate-a32.h

  Log Message:
  -----------
  target/arm: Introduce store_cpu_field_constant() helper

Similarly to the store_cpu_field() helper which takes a TCG
temporary, store its value to the CPUState, introduce the
store_cpu_field_constant() helper which store a constant to
CPUState (without using any TCG temporary).

Suggested-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20211029231834.2476117-3-f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 9b993b01663555263d0dade21de762772577ab91
      
https://github.com/qemu/qemu/commit/9b993b01663555263d0dade21de762772577ab91
  Author: Philippe Mathieu-Daudé <f4bug@amsat.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M target/arm/translate.c

  Log Message:
  -----------
  target/arm: Use the constant variant of store_cpu_field() when possible

When using a constant variable, we can replace the store_cpu_field()
call by store_cpu_field_constant() which avoid using TCG temporaries.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20211029231834.2476117-4-f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: d773ea533c2d4624381f8aaef9a6ad9163fc5c8a
      
https://github.com/qemu/qemu/commit/d773ea533c2d4624381f8aaef9a6ad9163fc5c8a
  Author: Philippe Mathieu-Daudé <f4bug@amsat.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M target/arm/translate-sve.c

  Log Message:
  -----------
  target/arm: Use tcg_constant_i64() in do_sat_addsub_64()

The immediate value used for comparison is constant and
read-only. Move it to the constant pool. This frees a
TCG temporary for unsigned saturation opcodes.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20211029231834.2476117-5-f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: c149f6ddfcfe16afe674ff8691384439648c7211
      
https://github.com/qemu/qemu/commit/c149f6ddfcfe16afe674ff8691384439648c7211
  Author: Philippe Mathieu-Daudé <f4bug@amsat.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M target/arm/translate.c

  Log Message:
  -----------
  target/arm: Use tcg_constant_i32() in gen_rev16()

Since the mask is a constant value, use tcg_constant_i32()
instead of a TCG temporary.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20211029231834.2476117-6-f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 1d3e21e25399367714518d389f3cbc956d27dddf
      
https://github.com/qemu/qemu/commit/1d3e21e25399367714518d389f3cbc956d27dddf
  Author: Jean-Philippe Brucker <jean-philippe@linaro.org>
  Date:   2021-11-01 (Mon, 01 Nov 2021)

  Changed paths:
    M hw/arm/virt.c

  Log Message:
  -----------
  hw/arm/virt: Rename default_bus_bypass_iommu

Since commit d8fb7d0969d5 ("vl: switch -M parsing to keyval"), machine
parameter definitions cannot use underscores, because keyval_dashify()
transforms them to dashes and the parser doesn't find the parameter.

This affects option default_bus_bypass_iommu which was introduced in the
same release:

$ qemu-system-aarch64 -M virt,default_bus_bypass_iommu=on
qemu-system-aarch64: Property 'virt-6.1-machine.default-bus-bypass-iommu' not 
found

Rename the parameter to "default-bus-bypass-iommu". Passing
"default_bus_bypass_iommu" is still valid since the underscore are
transformed automatically.

Fixes: 6d7a85483a06 ("hw/arm/virt: Add default_bus_bypass_iommu machine option")
Signed-off-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
Tested-by: Eric Auger <eric.auger@redhat.com>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-Id: <20211026093733.2144161-1-jean-philippe@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 449ed2a3e2138e4931d051917026bcc701ce2914
      
https://github.com/qemu/qemu/commit/449ed2a3e2138e4931d051917026bcc701ce2914
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2021-11-02 (Tue, 02 Nov 2021)

  Changed paths:
    M configs/targets/aarch64-softmmu.mak
    M configs/targets/arm-linux-user.mak
    M configs/targets/arm-softmmu.mak
    M configs/targets/armeb-linux-user.mak
    A gdb-xml/arm-m-profile-mve.xml
    M hw/arm/npcm7xx.c
    M hw/arm/npcm7xx_boards.c
    M hw/arm/virt.c
    M hw/sd/meson.build
    A hw/sd/npcm7xx_sdhci.c
    M include/hw/arm/npcm7xx.h
    A include/hw/sd/npcm7xx_sdhci.h
    M target/arm/gdbstub.c
    M target/arm/translate-a32.h
    M target/arm/translate-sve.c
    M target/arm/translate.c
    M tests/qtest/libqos/meson.build
    A tests/qtest/libqos/sdhci-cmd.c
    A tests/qtest/libqos/sdhci-cmd.h
    M tests/qtest/meson.build
    A tests/qtest/npcm7xx_sdhci-test.c

  Log Message:
  -----------
  Merge remote-tracking branch 'remotes/rth/tags/pull-arm-20211102' into staging

Add nuvoton sd module for NPCM7XX
Add gdb-xml for MVE
More uses of tcg_constant_* in target/arm
Fix parameter naming for default-bus-bypass-iommu

# gpg: Signature made Tue 02 Nov 2021 06:57:24 AM EDT
# gpg:                using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg:                issuer "richard.henderson@linaro.org"
# gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" 
[ultimate]

* remotes/rth/tags/pull-arm-20211102:
  hw/arm/virt: Rename default_bus_bypass_iommu
  target/arm: Use tcg_constant_i32() in gen_rev16()
  target/arm: Use tcg_constant_i64() in do_sat_addsub_64()
  target/arm: Use the constant variant of store_cpu_field() when possible
  target/arm: Introduce store_cpu_field_constant() helper
  target/arm: Use tcg_constant_i32() in op_smlad()
  target/arm: Advertise MVE to gdb when present
  tests/qtest: add qtests for npcm7xx sdhci
  tests/qtest/libqos: add SDHCI commands
  hw/arm: Attach MMC to quanta-gbs-bmc
  hw/arm: Add Nuvoton SD module to board
  hw/sd: add nuvoton MMC

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


Compare: https://github.com/qemu/qemu/compare/91e8394415f9...449ed2a3e213



reply via email to

[Prev in Thread] Current Thread [Next in Thread]