[lwip-devel] Using lwIP in Xilinx Gigabit System Reference Design (GSRD)

[llandre]

Hi all,

I tested the GSRD project on gigabit point-to-point link (PC and ML403 
board) and I achieved great performances. Since I can accept lower 
performances, I'm wondering if it is possible to replace the Treck 
TCP/IP stack with lwIP. What do you think?
I think the most challenging issue is to reduce as much as possible the 
memory requirements in order to keep all code and data in processor 
cache. IIUC this is the key trick - along with hardware CRC computation 
- that allows the software stack to handle such a high data throughput.
Any comments or suggestions will be appreciated.


TIA,
llandre

DAVE Electronics System House - R&D Department
web:   http://www.dave-tech.it
email: r&address@hidden