|
| From: | Christian Jullien |
| Subject: | [Tinycc-devel] RSIC-V is missing CPU entry in version function |
| Date: | Fri, 17 Apr 2020 11:37:17 +0200 |
Hi, This is a minor issue but, for completeness, we should add #elif defined TCC_TARGET_RISCV64 “riscv64” // or any more appropriated name |
| [Prev in Thread] | Current Thread | [Next in Thread] |