[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Simulavr-devel] OxFFFF opcodes
From: |
ken restivo |
Subject: |
[Simulavr-devel] OxFFFF opcodes |
Date: |
Fri Sep 13 22:23:13 2002 |
User-agent: |
Mutt/1.3.25i |
I've noticed that my "real" Atmel part seems to skip over 0xFFFF opcodes,
and just proceed on to the next instruction. I've noticed this in testing
my bootloader, and it also is hinted at in the Atmel databook, which
mandates the insertion of .word 0xFFFF after any SPM instruction
(to aid in pipelining, it says).
I've added the attached patch to simulate this behaviour of the real part.
This is closer to what the actual chip does, but not 100% complete yet.
It looks like the real chip also will roll the PC off the end of the
flash and back to 0x0000 if a bug sends it into FFFF territory, i.e.
past the end of the program. Haven't found any documentation of that,
but so far it looks pretty reproductible.
-ken
--
---------------
The world's most affordable web hosting.
http://www.nearlyfreespeech.net
kr-simulavr-ffs.diff.gz
Description: Binary data
pgpcZTr4yMR75.pgp
Description: PGP signature
- [Simulavr-devel] OxFFFF opcodes,
ken restivo <=