simulavr-commit
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Simulavr-commit] simulavrxx ChangeLog doc/version.texi regress/a...


From: Joel Sherrill
Subject: [Simulavr-commit] simulavrxx ChangeLog doc/version.texi regress/a...
Date: Mon, 23 Mar 2009 18:51:31 +0000

CVSROOT:        /sources/simulavr
Module name:    simulavrxx
Changes by:     Joel Sherrill <joelsherrill>    09/03/23 18:51:31

Modified files:
        .              : ChangeLog 
        doc            : version.texi 
        regress/avrtest: test_exit.c 
        src            : avrdevice.cpp rwmem.cpp 

Log message:
        2009-03-23      Onno Kortmann <address@hidden>
        
                * doc/version.texi, regress/avrtest/test_exit.c, 
src/avrdevice.cpp,
                src/rwmem.cpp: Prevent segfault on access to not implemented I/O
                registers. If verbose, print message on accesses to reserved or
                non-existent I/O registers.

CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/simulavrxx/ChangeLog?cvsroot=simulavr&r1=1.64&r2=1.65
http://cvs.savannah.gnu.org/viewcvs/simulavrxx/doc/version.texi?cvsroot=simulavr&r1=1.12&r2=1.13
http://cvs.savannah.gnu.org/viewcvs/simulavrxx/regress/avrtest/test_exit.c?cvsroot=simulavr&r1=1.1&r2=1.2
http://cvs.savannah.gnu.org/viewcvs/simulavrxx/src/avrdevice.cpp?cvsroot=simulavr&r1=1.15&r2=1.16
http://cvs.savannah.gnu.org/viewcvs/simulavrxx/src/rwmem.cpp?cvsroot=simulavr&r1=1.6&r2=1.7




reply via email to

[Prev in Thread] Current Thread [Next in Thread]