[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] target/arm: allow setting SCR_EL3.EnTP2 when FEAT_SME is imp
|
From: |
Peter Maydell |
|
Subject: |
Re: [PATCH] target/arm: allow setting SCR_EL3.EnTP2 when FEAT_SME is implemented |
|
Date: |
Tue, 4 Oct 2022 16:17:38 +0100 |
On Tue, 4 Oct 2022 at 08:24, Jerome Forissier
<jerome.forissier@linaro.org> wrote:
>
> Updates write_scr() to allow setting SCR_EL3.EnTP2 when FEAT_SME is
> implemented. SCR_EL3 being a 64-bit register, valid_mask is changed
> to uint64_t and the SCR_* constants in target/arm/cpu.h are extended
> to 64-bit so that masking and bitwise not (~) behave as expected.
>
> This enables booting Linux with Trusted Firmware-A at EL3 with
> "-M virt,secure=on -cpu max".
>
> Cc: qemu-stable@nongnu.org
> Fixes: 78cb9776662a ("target/arm: Enable SME for -cpu max")
> Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org>
Applied to target-arm.next, thanks.
-- PMM