qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 1/5] target/riscv: Add svukte extension capability variabl


From: Daniel Henrique Barboza
Subject: Re: [PATCH v2 1/5] target/riscv: Add svukte extension capability variable
Date: Mon, 11 Nov 2024 14:42:32 -0300
User-agent: Mozilla Thunderbird



On 11/8/24 5:52 AM, Fea.Wang wrote:
Refer to the draft of svukte extension from:
https://github.com/riscv/riscv-isa-manual/pull/1564

Svukte provides a means to make user-mode accesses to supervisor memory
raise page faults in constant time, mitigating attacks that attempt to
discover the supervisor software's address-space layout.

Signed-off-by: Fea.Wang <fea.wang@sifive.com>
Reviewed-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Jim Shu <jim.shu@sifive.com>
---

Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

  target/riscv/cpu_cfg.h | 1 +
  1 file changed, 1 insertion(+)

diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
index 59d6fc445d..d8771ca641 100644
--- a/target/riscv/cpu_cfg.h
+++ b/target/riscv/cpu_cfg.h
@@ -84,6 +84,7 @@ struct RISCVCPUConfig {
      bool ext_svnapot;
      bool ext_svpbmt;
      bool ext_svvptc;
+    bool ext_svukte;
      bool ext_zdinx;
      bool ext_zaamo;
      bool ext_zacas;



reply via email to

[Prev in Thread] Current Thread [Next in Thread]