Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines

From:	Richard Henderson
Subject:	Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines
Date:	Mon, 15 Nov 2021 09:01:54 +0100
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.14.0

On 11/12/21 3:58 PM, Frédéric Pétrot wrote:

Adding defines to handle signed 64-bit and unsigned 128-bit quantities in
memory accesses.

Signed-off-by: Frédéric Pétrot<frederic.petrot@univ-grenoble-alpes.fr>
---
  include/exec/memop.h | 7 +++++++
  1 file changed, 7 insertions(+)


Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v5 00/18] Adding partial support for 128-bit riscv target, Frédéric Pétrot, 2021/11/12
- [PATCH v5 03/18] qemu/int128: addition of div/rem 128-bit operations, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 03/18] qemu/int128: addition of div/rem 128-bit operations, Alistair Francis, 2021/11/23
- [PATCH v5 01/18] exec/memop: Adding signedness to quad definitions, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 01/18] exec/memop: Adding signedness to quad definitions, Richard Henderson, 2021/11/14
- [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Richard Henderson <=
  - Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Alistair Francis, 2021/11/22
  - Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Philippe Mathieu-Daudé, 2021/11/24
- [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Alistair Francis, 2021/11/23
    - Re: [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Frédéric Pétrot, 2021/11/23
    - Re: [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Alistair Francis, 2021/11/23
- [PATCH v5 04/18] target/riscv: additional macros to check instruction support, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 04/18] target/riscv: additional macros to check instruction support, Alistair Francis, 2021/11/23
- [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Alistair Francis, 2021/11/24

Prev by Date: Re: [PATCH v4 03/20] target/riscv: Ignore the pc bits above XLEN
Next by Date: Re: [PATCH v5 09/18] target/riscv: accessors to registers upper part and 128-bit load/store
Previous by thread: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines
Next by thread: Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines
Index(es):
- Date
- Thread