[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v16 5/8] [RISCV_PM] Print new PM CSRs in QEMU logs
From: |
Alistair Francis |
Subject: |
Re: [PATCH v16 5/8] [RISCV_PM] Print new PM CSRs in QEMU logs |
Date: |
Mon, 25 Oct 2021 11:21:50 +1000 |
On Sat, Oct 23, 2021 at 4:27 AM Alexey Baturo <baturo.alexey@gmail.com> wrote:
>
> Signed-off-by: Alexey Baturo <space.monkey.delivers@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> target/riscv/cpu.c | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> index 6b767a4a0b..16fac64806 100644
> --- a/target/riscv/cpu.c
> +++ b/target/riscv/cpu.c
> @@ -271,6 +271,13 @@ static void riscv_cpu_dump_state(CPUState *cs, FILE *f,
> int flags)
> CSR_MSCRATCH,
> CSR_SSCRATCH,
> CSR_SATP,
> + CSR_MMTE,
> + CSR_UPMBASE,
> + CSR_UPMMASK,
> + CSR_SPMBASE,
> + CSR_SPMMASK,
> + CSR_MPMBASE,
> + CSR_MPMMASK,
> };
>
> for (int i = 0; i < ARRAY_SIZE(dump_csrs); ++i) {
> --
> 2.30.2
>
>
- [PATCH v16 0/8] RISC-V Pointer Masking implementation, Alexey Baturo, 2021/10/22
- [PATCH v16 1/8] [RISCV_PM] Add J-extension into RISC-V, Alexey Baturo, 2021/10/22
- [PATCH v16 6/8] [RISCV_PM] Support pointer masking for RISC-V for i/c/f/d/a types of instructions, Alexey Baturo, 2021/10/22
- [PATCH v16 3/8] [RISCV_PM] Support CSRs required for RISC-V PM extension except for the h-mode, Alexey Baturo, 2021/10/22
- [PATCH v16 2/8] [RISCV_PM] Add CSR defines for RISC-V PM extension, Alexey Baturo, 2021/10/22
- [PATCH v16 7/8] [RISCV_PM] Implement address masking functions required for RISC-V Pointer Masking extension, Alexey Baturo, 2021/10/22
- [PATCH v16 5/8] [RISCV_PM] Print new PM CSRs in QEMU logs, Alexey Baturo, 2021/10/22
- Re: [PATCH v16 5/8] [RISCV_PM] Print new PM CSRs in QEMU logs,
Alistair Francis <=
- [PATCH v16 8/8] [RISCV_PM] Allow experimental J-ext to be turned on, Alexey Baturo, 2021/10/22
- [PATCH v16 4/8] [RISCV_PM] Add J extension state description, Alexey Baturo, 2021/10/22
- Re: [PATCH v16 0/8] RISC-V Pointer Masking implementation, Alistair Francis, 2021/10/25