qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 5/6] target/riscv: zfh: half-precision floating-point clas


From: Richard Henderson
Subject: Re: [PATCH v2 5/6] target/riscv: zfh: half-precision floating-point classify
Date: Fri, 15 Oct 2021 14:11:29 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 10/15/21 12:03 AM, frank.chang@sifive.com wrote:
From: Kito Cheng<kito.cheng@sifive.com>

Signed-off-by: Kito Cheng<kito.cheng@sifive.com>
Signed-off-by: Chih-Min Chao<chihmin.chao@sifive.com>
Signed-off-by: Frank Chang<frank.chang@sifive.com>
---
  target/riscv/fpu_helper.c                 |  6 ++++++
  target/riscv/helper.h                     |  1 +
  target/riscv/insn32.decode                |  1 +
  target/riscv/insn_trans/trans_rvzfh.c.inc | 12 ++++++++++++
  4 files changed, 20 insertions(+)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]