qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 00/17] target/riscv: Use tcg_constant_*


From: Richard Henderson
Subject: Re: [PATCH 00/17] target/riscv: Use tcg_constant_*
Date: Sat, 17 Jul 2021 08:41:30 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0

On 7/16/21 8:59 PM, LIU Zhiwei wrote:
If we want to strictly obey the spec, we should
1) Ignore MSB 32bits for source register, and sign-extend the destination 
register.
2) Always use 32bit operation(TCG 32bit OP).

I want to still use TCG 64bit OP and just extend the source to 64bit by ext32s 
or ext32u.

Is is OK?

Yes, that sounds right.


r~




reply via email to

[Prev in Thread] Current Thread [Next in Thread]