qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 0/4] riscv: Add enhanced PMP support


From: Alistair Francis
Subject: Re: [PATCH v2 0/4] riscv: Add enhanced PMP support
Date: Wed, 10 Feb 2021 12:13:11 -0800

On Mon, Aug 10, 2020 at 5:23 PM Hou Weiying <weiying_hou@outlook.com> wrote:
>
> v1 -> v2 :
> * regenerate this patch based on the latest upstream
>
> Hou Weiying (4):
>   Define ePMP mseccfg
>   Implementation of enhanced PMP(ePMP) support
>   Add ePMP CSR accesses
>   Add a config option for ePMP.

Thanks for the patches.

Sorry again it has taken so long to get to. I kept hoping that next
week the CSRs would be reserved, but it still hasn't happened.

I have rebased all of the patches and fixed the compile issues. If you
want to pick these up feel free to, otherwise I'll send out the
rebased versions and work on getting them merged.

Alistair

>
>  target/riscv/cpu.c        |   9 ++
>  target/riscv/cpu.h        |   3 +
>  target/riscv/cpu_bits.h   |   3 +
>  target/riscv/csr.c        |  18 ++++
>  target/riscv/gdbstub.c    |   2 +
>  target/riscv/pmp.c        | 174 +++++++++++++++++++++++++++++++++++---
>  target/riscv/pmp.h        |  12 +++
>  target/riscv/trace-events |   4 +
>  8 files changed, 213 insertions(+), 12 deletions(-)
>
> --
> 2.20.1
>
>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]