Re: [RFC v2 05/15] target/riscv: rvb: pack two words into one register

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC v2 05/15] target/riscv: rvb: pack two words into one register

From:	Richard Henderson
Subject:	Re: [RFC v2 05/15] target/riscv: rvb: pack two words into one register
Date:	Wed, 16 Dec 2020 10:23:02 -0600
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0

On 12/15/20 8:01 PM, frank.chang@sifive.com wrote:
> From: Kito Cheng <kito.cheng@sifive.com>
> 
> Signed-off-by: Kito Cheng <kito.cheng@sifive.com>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> ---
>  target/riscv/insn32-64.decode           |  3 ++
>  target/riscv/insn32.decode              |  3 ++
>  target/riscv/insn_trans/trans_rvb.c.inc | 30 ++++++++++++++++++
>  target/riscv/translate.c                | 41 +++++++++++++++++++++++++
>  4 files changed, 77 insertions(+)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~

[Prev in Thread]

Current Thread

[Next in Thread]

[RFC v2 00/15] support subsets of bitmanip extension, frank . chang, 2020/12/15
- [RFC v2 01/15] target/riscv: reformat @sh format encoding for B-extension, frank . chang, 2020/12/15
  - Re: [RFC v2 01/15] target/riscv: reformat @sh format encoding for B-extension, Richard Henderson, 2020/12/16
- [RFC v2 02/15] target/riscv: rvb: count leading/trailing zeros, frank . chang, 2020/12/15
  - Re: [RFC v2 02/15] target/riscv: rvb: count leading/trailing zeros, Richard Henderson, 2020/12/16
- [RFC v2 03/15] target/riscv: rvb: count bits set, frank . chang, 2020/12/15
  - Re: [RFC v2 03/15] target/riscv: rvb: count bits set, Richard Henderson, 2020/12/16
- [RFC v2 04/15] target/riscv: rvb: logic-with-negate, frank . chang, 2020/12/15
  - Re: [RFC v2 04/15] target/riscv: rvb: logic-with-negate, Richard Henderson, 2020/12/16
- [RFC v2 05/15] target/riscv: rvb: pack two words into one register, frank . chang, 2020/12/15
  - Re: [RFC v2 05/15] target/riscv: rvb: pack two words into one register, Richard Henderson <=
- [RFC v2 06/15] target/riscv: rvb: min/max instructions, frank . chang, 2020/12/15
  - Re: [RFC v2 06/15] target/riscv: rvb: min/max instructions, Richard Henderson, 2020/12/16
- [RFC v2 07/15] target/riscv: rvb: sign-extend instructions, frank . chang, 2020/12/15
  - Re: [RFC v2 07/15] target/riscv: rvb: sign-extend instructions, Richard Henderson, 2020/12/16
- [RFC v2 08/15] target/riscv: rvb: single-bit instructions, frank . chang, 2020/12/15
  - Re: [RFC v2 08/15] target/riscv: rvb: single-bit instructions, Richard Henderson, 2020/12/16
- [RFC v2 09/15] target/riscv: rvb: shift ones, frank . chang, 2020/12/15
  - Re: [RFC v2 09/15] target/riscv: rvb: shift ones, Richard Henderson, 2020/12/16
- [RFC v2 10/15] target/riscv: rvb: rotate (left/right), frank . chang, 2020/12/15
  - Re: [RFC v2 10/15] target/riscv: rvb: rotate (left/right), Richard Henderson, 2020/12/16

Prev by Date: Re: [PATCH] tcg,riscv: Fix illegal shift instructions
Next by Date: Re: [RFC v2 06/15] target/riscv: rvb: min/max instructions
Previous by thread: [RFC v2 05/15] target/riscv: rvb: pack two words into one register
Next by thread: [RFC v2 06/15] target/riscv: rvb: min/max instructions
Index(es):
- Date
- Thread