qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 1/2] target/riscv: Fix the range of pmpcfg of CSR funcion tab


From: Bin Meng
Subject: Re: [PATCH 1/2] target/riscv: Fix the range of pmpcfg of CSR funcion table
Date: Tue, 21 Jul 2020 10:41:29 +0800

On Mon, Jul 20, 2020 at 5:48 PM Zong Li <zong.li@sifive.com> wrote:
>
> The range of Physical Memory Protection should be from CSR_PMPCFG0
> to CSR_PMPCFG3, not to CSR_PMPADDR9.
>
> Signed-off-by: Zong Li <zong.li@sifive.com>
> ---
>  target/riscv/csr.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>

Reviewed-by: Bin Meng <bin.meng@windriver.com>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]