[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 6/6] target/riscv: clean up fmv.w.x
|
From: |
LIU Zhiwei |
|
Subject: |
[PATCH 6/6] target/riscv: clean up fmv.w.x |
|
Date: |
Sat, 27 Jun 2020 04:59:17 +0800 |
Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
---
target/riscv/insn_trans/trans_rvf.inc.c | 6 +-----
1 file changed, 1 insertion(+), 5 deletions(-)
diff --git a/target/riscv/insn_trans/trans_rvf.inc.c
b/target/riscv/insn_trans/trans_rvf.inc.c
index b0379b9d1f..fabcd0eccf 100644
--- a/target/riscv/insn_trans/trans_rvf.inc.c
+++ b/target/riscv/insn_trans/trans_rvf.inc.c
@@ -554,11 +554,7 @@ static bool trans_fmv_w_x(DisasContext *ctx, arg_fmv_w_x
*a)
TCGv t0 = tcg_temp_new();
gen_get_gpr(t0, a->rs1);
-#if defined(TARGET_RISCV64)
- tcg_gen_mov_i64(cpu_fpr[a->rd], t0);
-#else
- tcg_gen_extu_i32_i64(cpu_fpr[a->rd], t0);
-#endif
+ tcg_gen_extu_tl_i64(cpu_fpr[a->rd], t0);
gen_nanbox_fpr(ctx, a->rd);
mark_fs_dirty(ctx);
--
2.23.0
- [PATCH 0/6] target/riscv: NaN-boxing for multiple precison, LIU Zhiwei, 2020/06/26
- [PATCH 1/6] target/riscv: move gen_nanbox_fpr to translate.c, LIU Zhiwei, 2020/06/26
- [PATCH 2/6] target/riscv: NaN-boxing compute, sign-injection and convert instructions., LIU Zhiwei, 2020/06/26
- [PATCH 3/6] target/riscv: Check for LEGAL NaN-boxing, LIU Zhiwei, 2020/06/26
- [PATCH 4/6] target/riscv: check before allocating TCG temps, LIU Zhiwei, 2020/06/26
- [PATCH 5/6] target/riscv: Flush not valid NaN-boxing input to canonical NaN, LIU Zhiwei, 2020/06/26
- [PATCH 6/6] target/riscv: clean up fmv.w.x,
LIU Zhiwei <=
- Re: [PATCH 0/6] target/riscv: NaN-boxing for multiple precison, no-reply, 2020/06/26