[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PULL v2 47/73] target/riscv: fetch code with translator_ld

From: Alex Bennée
Subject: [PULL v2 47/73] target/riscv: fetch code with translator_ld
Date: Fri, 25 Oct 2019 07:36:47 +0100

From: "Emilio G. Cota" <address@hidden>

Signed-off-by: Emilio G. Cota <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Alex Bennée <address@hidden>
Reviewed-by: Alistair Francis <address@hidden>
Acked-by: Palmer Dabbelt <address@hidden>

diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index adeddb85f67..b26533d4fd7 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -779,7 +779,7 @@ static void riscv_tr_translate_insn(DisasContextBase 
*dcbase, CPUState *cpu)
     DisasContext *ctx = container_of(dcbase, DisasContext, base);
     CPURISCVState *env = cpu->env_ptr;
-    ctx->opcode = cpu_ldl_code(env, ctx->base.pc_next);
+    ctx->opcode = translator_ldl(env, ctx->base.pc_next);
     ctx->base.pc_next = ctx->pc_succ_insn;

reply via email to

[Prev in Thread] Current Thread [Next in Thread]