qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2] target/riscv: Expose "priv" register for GDB


From: Jim Wilson
Subject: Re: [PATCH v2] target/riscv: Expose "priv" register for GDB
Date: Tue, 8 Oct 2019 09:42:44 -0700

On Tue, Oct 8, 2019 at 2:00 AM Bin Meng <address@hidden> wrote:
> My gdb does not list "priv" register after applying this patch.

I didn't try the patch, I didn't have time for that.  I would expect
priv to be in the "info registers" output if you are adding it to the
cpu register set.  Shrug.  Anyways, defining priv as a virtual
register is the right way to do this, as it isn't a cpu register, and
gdb already has support for virtual registers like priv.

Jim



reply via email to

[Prev in Thread] Current Thread [Next in Thread]