[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-riscv] [Qemu-devel] RISCV: when will the CLIC be ready?

From: Alistair Francis
Subject: Re: [Qemu-riscv] [Qemu-devel] RISCV: when will the CLIC be ready?
Date: Fri, 16 Aug 2019 10:29:21 -0700

On Thu, Aug 15, 2019 at 8:39 PM liuzhiwei <address@hidden> wrote:
> Hi, Palmer
> When Michael Clark still was the maintainer of RISCV QEMU, he wrote in the 
> mail list, "the CLIC interrupt controller is under testing,
> and will be included in QEMU 3.1 or 3.2". It is pity that the CLIC is not in
> included even in QEMU 4.1.0.

I see that there is a CLIC branch available here:

It looks like all of the work is in a single commit
and that most of the other commits in the PR have already made it into

Although the CLIC commit is very large it doesn't seem impossible to
manually pull out the CLIC bits and apply it onto master.

Do you know the state of the CLIC model? If it's working it shouldn't
be too hard to rebase the work and get the code into mainline.


> As we have cpus using CLIC, I have to use the out of tree qemu code in SIFIVE
> a long time. Could you tell me when it will be upstreamed?
> Best Regards
> Zhiwei

reply via email to

[Prev in Thread] Current Thread [Next in Thread]