Re: [Qemu-riscv] [PATCH v4 28/35] target/riscv: Rename trans

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-riscv] [PATCH v4 28/35] target/riscv: Rename trans_arith to ge

From:	Richard Henderson
Subject:	Re: [Qemu-riscv] [PATCH v4 28/35] target/riscv: Rename trans_arith to gen_arith
Date:	Sun, 20 Jan 2019 12:48:14 +1100
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.4.0

On 1/19/19 12:14 AM, Bastian Koppelmann wrote:
> Signed-off-by: Bastian Koppelmann <address@hidden>
> ---
> v3 -> v4:
>     - trans_sltu/slt added to conversion
> 
>  target/riscv/insn_trans/trans_rvi.inc.c | 18 +++++++++---------
>  target/riscv/insn_trans/trans_rvm.inc.c | 14 +++++++-------
>  target/riscv/translate.c                |  4 ++--
>  3 files changed, 18 insertions(+), 18 deletions(-)

Reviewed-by: Richard Henderson <address@hidden>


r~

[Prev in Thread]

Current Thread

[Next in Thread]

[Qemu-riscv] [PATCH v4 13/35] target/riscv: Convert RV64F insns to decodetree, (continued)
- [Qemu-riscv] [PATCH v4 13/35] target/riscv: Convert RV64F insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 06/35] target/riscv: Convert RVXI arithmetic insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 18/35] target/riscv: Convert quadrant 1 of RVXC insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 15/35] target/riscv: Convert RV64D insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 11/35] target/riscv: Convert RV64A insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 16/35] target/riscv: Convert RV priv insns to decodetree, Bastian Koppelmann, 2019/01/18
  - Re: [Qemu-riscv] [PATCH v4 16/35] target/riscv: Convert RV priv insns to decodetree, Richard Henderson, 2019/01/19
- [Qemu-riscv] [PATCH v4 23/35] target/riscv: Remove manual decoding from gen_store(), Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 25/35] target/riscv: make ADD/SUB/OR/XOR/AND insn use arg lists, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 28/35] target/riscv: Rename trans_arith to gen_arith, Bastian Koppelmann, 2019/01/18
  - Re: [Qemu-riscv] [PATCH v4 28/35] target/riscv: Rename trans_arith to gen_arith, Richard Henderson <=
- [Qemu-riscv] [PATCH v4 22/35] target/riscv: Remove manual decoding from gen_load(), Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 20/35] target/riscv: Remove gen_jalr(), Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 19/35] target/riscv: Convert quadrant 2 of RVXC insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 10/35] target/riscv: Convert RV32A insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 31/35] target/riscv: Convert @cs_2 insns to share translation functions<Paste>, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 30/35] target/riscv: Remove decode_RV32_64G(), Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 21/35] target/riscv: Remove manual decoding from gen_branch(), Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 14/35] target/riscv: Convert RV32D insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 17/35] target/riscv: Convert quadrant 0 of RVXC insns to decodetree, Bastian Koppelmann, 2019/01/18
- [Qemu-riscv] [PATCH v4 26/35] target/riscv: Remove shift and slt insn manual decoding, Bastian Koppelmann, 2019/01/18

Prev by Date: Re: [Qemu-riscv] [PATCH v4 26/35] target/riscv: Remove shift and slt insn manual decoding
Next by Date: Re: [Qemu-riscv] [Qemu-devel] [PATCH v4 07/35] target/riscv: Convert RVXI fence insns to decodetree
Previous by thread: [Qemu-riscv] [PATCH v4 28/35] target/riscv: Rename trans_arith to gen_arith
Next by thread: [Qemu-riscv] [PATCH v4 22/35] target/riscv: Remove manual decoding from gen_load()
Index(es):
- Date
- Thread