[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-ppc] [PATCH v3 0/1] ppc/pnv: Add model for Power8 PHB3 PCIe Ho
Cédric Le Goater
Re: [Qemu-ppc] [PATCH v3 0/1] ppc/pnv: Add model for Power8 PHB3 PCIe Host bridge
Tue, 30 Oct 2018 19:35:10 +0100
Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1
On 9/13/18 4:11 AM, David Gibson wrote:
> On Wed, Sep 12, 2018 at 10:04:05AM +0200, Cédric Le Goater wrote:
>> On 07/30/2018 07:17 PM, Cédric Le Goater wrote:
>>> This is a model of the PCIe Host Bridge (PHB3) controller found on a
>>> Power8 processor. The Power8 processor comes in different flavors:
>>> Venice, Murano, Naple, each having a different number of PHBs. Multi
>>> chip is supported, each chip adding its set of PHB3 controllers.
>>> There is no default device layout and PCI devices should be added to
>>> the machine using command line options such as :
>>> -device e1000e,netdev=net0,mac=C0:FF:EE:00:00:02,bus=pcie.0,addr=0x0
>>> -device megasas,id=scsi0,bus=pcie.1,addr=0x0
>>> -drive file=$disk,if=none,id=drive-scsi0-0-0-0,format=qcow2,cache=none
>>> Git tree available here for testing, based on David's branch:
>> Would it be possible to have some feedback on this model ? It has proved
>> to be useful these last years and it has been extensively modified to
>> to fit mainline best practices.
> Yeah, sorry, I've just been swamped with higher priority stuff.
The patch still applies correctly on top of the future 3.1.
What more is expected for this model ?
It would be nice to complete P8 before sending the support for the
|[Prev in Thread]
||[Next in Thread]|
- Re: [Qemu-ppc] [PATCH v3 0/1] ppc/pnv: Add model for Power8 PHB3 PCIe Host bridge,
Cédric Le Goater <=