[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip
From: |
David Gibson |
Subject: |
Re: [Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip |
Date: |
Fri, 7 Oct 2016 16:11:01 +1100 |
User-agent: |
Mutt/1.7.0 (2016-08-17) |
On Fri, Oct 07, 2016 at 04:01:52PM +1100, Benjamin Herrenschmidt wrote:
> On Fri, 2016-10-07 at 15:32 +1100, David Gibson wrote:
> > On Mon, Oct 03, 2016 at 09:24:39AM +0200, Cédric Le Goater wrote:
> > > This will be used to build real HW ids for the cores and enforce
> > some
> > > limits on the available cores per chip.
> >
> > Is there actually a practical reason to allow the user (or machine
> > type) to override the default core mask?
>
> None other than mimmicing real HW ... some cores can be disabled
> on some chips and we *might* want to mimmic that for some test
> scenarios.
Ok, sounds like a good enough reason to me.
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
signature.asc
Description: PGP signature
[Qemu-ppc] [PATCH v4 02/20] ppc/pnv: add a PnvChip object, Cédric Le Goater, 2016/10/03
[Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip, Cédric Le Goater, 2016/10/03
Re: [Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip, Cédric Le Goater, 2016/10/10
Re: [Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip, David Gibson, 2016/10/11
Re: [Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip, Cédric Le Goater, 2016/10/12
Re: [Qemu-ppc] [PATCH v4 03/20] ppc/pnv: add a core mask to PnvChip, David Gibson, 2016/10/13
[Qemu-ppc] [PATCH v4 04/20] ppc/pnv: add a PIR handler to PnvChip, Cédric Le Goater, 2016/10/03
[Qemu-ppc] [PATCH v4 05/20] ppc/pnv: add a PnvCore object, Cédric Le Goater, 2016/10/03