[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-ppc] [PATCH v3 04/10] ppc: Create cpu_ppc_set_papr() helper
From: |
Cédric Le Goater |
Subject: |
[Qemu-ppc] [PATCH v3 04/10] ppc: Create cpu_ppc_set_papr() helper |
Date: |
Mon, 21 Mar 2016 13:52:34 +0100 |
From: Benjamin Herrenschmidt <address@hidden>
And move the code adjusting the MSR mask and calling kvmppc_set_papr()
to it. This allows us to add a few more things such as disabling setting
of MSR:HV and appropriate LPCR bits which will be used when fixing
the exception model.
Signed-off-by: Benjamin Herrenschmidt <address@hidden>
Reviewed-by: David Gibson <address@hidden>
[clg: removed LPCR setting ]
Signed-off-by: C??dric Le Goater <address@hidden>
---
Changes since v2:
- removed LPCR setting
hw/ppc/spapr.c | 11 ++---------
target-ppc/cpu.h | 1 +
target-ppc/translate_init.c | 23 ++++++++++++++++++++++-
3 files changed, 25 insertions(+), 10 deletions(-)
Index: qemu-dgibson-for-2.6.git/hw/ppc/spapr.c
===================================================================
--- qemu-dgibson-for-2.6.git.orig/hw/ppc/spapr.c
+++ qemu-dgibson-for-2.6.git/hw/ppc/spapr.c
@@ -1612,15 +1612,8 @@ static void spapr_cpu_init(sPAPRMachineS
/* Set time-base frequency to 512 MHz */
cpu_ppc_tb_init(env, TIMEBASE_FREQ);
- /* PAPR always has exception vectors in RAM not ROM. To ensure this,
- * MSR[IP] should never be set.
- */
- env->msr_mask &= ~(1 << 6);
-
- /* Tell KVM that we're in PAPR mode */
- if (kvm_enabled()) {
- kvmppc_set_papr(cpu);
- }
+ /* Enable PAPR mode in TCG or KVM */
+ cpu_ppc_set_papr(cpu);
if (cpu->max_compat) {
Error *local_err = NULL;
Index: qemu-dgibson-for-2.6.git/target-ppc/cpu.h
===================================================================
--- qemu-dgibson-for-2.6.git.orig/target-ppc/cpu.h
+++ qemu-dgibson-for-2.6.git/target-ppc/cpu.h
@@ -1268,6 +1268,7 @@ void store_booke_tcr (CPUPPCState *env,
void store_booke_tsr (CPUPPCState *env, target_ulong val);
void ppc_tlb_invalidate_all (CPUPPCState *env);
void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
+void cpu_ppc_set_papr(PowerPCCPU *cpu);
#endif
#endif
Index: qemu-dgibson-for-2.6.git/target-ppc/translate_init.c
===================================================================
--- qemu-dgibson-for-2.6.git.orig/target-ppc/translate_init.c
+++ qemu-dgibson-for-2.6.git/target-ppc/translate_init.c
@@ -8380,8 +8380,29 @@ POWERPC_FAMILY(POWER8)(ObjectClass *oc,
pcc->l1_icache_size = 0x8000;
pcc->interrupts_big_endian = ppc_cpu_interrupts_big_endian_lpcr;
}
-#endif /* defined (TARGET_PPC64) */
+#if !defined(CONFIG_USER_ONLY)
+
+void cpu_ppc_set_papr(PowerPCCPU *cpu)
+{
+ CPUPPCState *env = &cpu->env;
+
+ /* PAPR always has exception vectors in RAM not ROM. To ensure this,
+ * MSR[IP] should never be set.
+ *
+ * We also disallow setting of MSR_HV
+ */
+ env->msr_mask &= ~((1ull << MSR_EP) | MSR_HVB);
+
+ /* Tell KVM that we're in PAPR mode */
+ if (kvm_enabled()) {
+ kvmppc_set_papr(cpu);
+ }
+}
+
+#endif /* !defined(CONFIG_USER_ONLY) */
+
+#endif /* defined (TARGET_PPC64) */
/*****************************************************************************/
/* Generic CPU instantiation routine */
- [Qemu-ppc] [PATCH v3 00/10] ppc: preparing pnv landing, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 02/10] ppc: Add macros to register hypervisor mode SPRs, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 05/10] ppc: Add dummy SPR_IC for POWER8, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 01/10] ppc: Update SPR definitions, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 06/10] ppc: Initialize AMOR in PAPR mode, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 03/10] ppc: Add a bunch of hypervisor SPRs to Book3s, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 04/10] ppc: Create cpu_ppc_set_papr() helper,
Cédric Le Goater <=
- [Qemu-ppc] [PATCH v3 07/10] ppc: Fix writing to AMR/UAMOR, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 08/10] ppc: Add POWER8 IAMR register, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 10/10] ppc: A couple more dummy POWER8 Book4 regs, Cédric Le Goater, 2016/03/21
- [Qemu-ppc] [PATCH v3 09/10] ppc: Add dummy CIABR SPR, Cédric Le Goater, 2016/03/21
- Re: [Qemu-ppc] [PATCH v3 00/10] ppc: preparing pnv landing, David Gibson, 2016/03/21