qemu-ppc
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-ppc] [PATCH] openpic: Added BRR1 register


From: Bharat Bhushan
Subject: [Qemu-ppc] [PATCH] openpic: Added BRR1 register
Date: Thu, 12 Jul 2012 16:37:57 +0530

Linux mpic driver uses (changes may be in pipeline to get upstreamed soon)
BRR1. This patch adds the support to emulate readonly BRR1.

Signed-off-by: Bharat Bhushan <address@hidden>
---
 hw/openpic.c |    6 ++++++
 1 files changed, 6 insertions(+), 0 deletions(-)

diff --git a/hw/openpic.c b/hw/openpic.c
index 58ef871..244155b 100644
--- a/hw/openpic.c
+++ b/hw/openpic.c
@@ -595,6 +595,8 @@ static void openpic_gbl_write (void *opaque, 
target_phys_addr_t addr, uint32_t v
     if (addr & 0xF)
         return;
     switch (addr) {
+    case 0x00: /* BRR1 Readonly */
+        break;
     case 0x40:
     case 0x50:
     case 0x60:
@@ -671,6 +673,7 @@ static uint32_t openpic_gbl_read (void *opaque, 
target_phys_addr_t addr)
     case 0x1090: /* PINT */
         retval = 0x00000000;
         break;
+    case 0x00:
     case 0x40:
     case 0x50:
     case 0x60:
@@ -893,6 +896,9 @@ static uint32_t openpic_cpu_read_internal(void *opaque, 
target_phys_addr_t addr,
     dst = &opp->dst[idx];
     addr &= 0xFF0;
     switch (addr) {
+    case 0x00: /* BRR1 */
+        retval = 0x00400200;
+        break;
     case 0x80: /* PCTP */
         retval = dst->pctp;
         break;
-- 
1.7.0.4





reply via email to

[Prev in Thread] Current Thread [Next in Thread]