[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 04/14] target/ppc: improve checkstop logging
From: |
Nicholas Piggin |
Subject: |
[PATCH 04/14] target/ppc: improve checkstop logging |
Date: |
Sat, 18 May 2024 19:31:46 +1000 |
Change the logging not to print to stderr as well, because a
checkstop is a guest error (or perhaps a simulated machine error)
rather than a QEMU error, so send it to the log.
Update the checkstop message, and log CPU registers too.
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
---
target/ppc/excp_helper.c | 14 ++++++++------
1 file changed, 8 insertions(+), 6 deletions(-)
diff --git a/target/ppc/excp_helper.c b/target/ppc/excp_helper.c
index fd00c044b5..a283c97717 100644
--- a/target/ppc/excp_helper.c
+++ b/target/ppc/excp_helper.c
@@ -430,17 +430,19 @@ static void powerpc_mcheck_checkstop(CPUPPCState *env)
/* KVM guests always have MSR[ME] enabled */
#ifdef CONFIG_TCG
CPUState *cs = env_cpu(env);
+ FILE *f;
if (FIELD_EX64(env->msr, MSR, ME)) {
return;
}
- /* Machine check exception is not enabled. Enter checkstop state. */
- fprintf(stderr, "Machine check while not allowed. "
- "Entering checkstop state\n");
- if (qemu_log_separate()) {
- qemu_log("Machine check while not allowed. "
- "Entering checkstop state\n");
+ f = qemu_log_trylock();
+ if (f) {
+ fprintf(f, "Entering checkstop state: "
+ "machine check with MSR[ME]=0\n");
+ cpu_dump_state(cs, f, CPU_DUMP_FPU | CPU_DUMP_CCOP);
+ qemu_log_unlock(f);
+ }
/*
* This stops the machine and logs CPU state without killing QEMU
--
2.43.0
- [PATCH 00/14] target/ppc: Various TCG emulation patches, Nicholas Piggin, 2024/05/18
- [PATCH 01/14] target/ppc: larx/stcx generation need only apply DEF_MEMOP() once, Nicholas Piggin, 2024/05/18
- [PATCH 02/14] target/ppc: Remove redundant MEMOP_GET_SIZE macro, Nicholas Piggin, 2024/05/18
- [PATCH 03/14] target/ppc: Make checkstop actually stop the system, Nicholas Piggin, 2024/05/18
- [PATCH 04/14] target/ppc: improve checkstop logging,
Nicholas Piggin <=
- [PATCH 06/14] target/ppc: BookE DECAR SPR is 32-bit, Nicholas Piggin, 2024/05/18
- [PATCH 07/14] target/ppc: Wire up BookE ATB registers for e500 family, Nicholas Piggin, 2024/05/18
- [PATCH 05/14] target/ppc: Implement attn instruction on BookS 64-bit processors, Nicholas Piggin, 2024/05/18
- [PATCH 09/14] target/ppc: add helper to write per-LPAR SPRs, Nicholas Piggin, 2024/05/18