[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 21/45] target/hppa: Use TCG_COND_TST* in do_log_cond
From: |
Richard Henderson |
Subject: |
[PATCH v2 21/45] target/hppa: Use TCG_COND_TST* in do_log_cond |
Date: |
Mon, 13 May 2024 09:46:53 +0200 |
We can directly test bits of a 32-bit comparison without
zero or sign-extending an intermediate result.
We can directly test bit 0 for odd/even.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/hppa/translate.c | 78 ++++++++++++++---------------------------
1 file changed, 27 insertions(+), 51 deletions(-)
diff --git a/target/hppa/translate.c b/target/hppa/translate.c
index 421b0df9d4..e4e8034c5f 100644
--- a/target/hppa/translate.c
+++ b/target/hppa/translate.c
@@ -914,65 +914,41 @@ static DisasCond do_log_cond(DisasContext *ctx, unsigned
cf, bool d,
TCGv_i64 res)
{
TCGCond tc;
- bool ext_uns;
+ uint64_t imm;
- switch (cf) {
- case 0: /* never */
- case 9: /* undef, C */
- case 11: /* undef, C & !Z */
- case 12: /* undef, V */
- return cond_make_f();
-
- case 1: /* true */
- case 8: /* undef, !C */
- case 10: /* undef, !C | Z */
- case 13: /* undef, !V */
- return cond_make_t();
-
- case 2: /* == */
- tc = TCG_COND_EQ;
- ext_uns = true;
+ switch (cf >> 1) {
+ case 0: /* never / always */
+ case 4: /* undef, C */
+ case 5: /* undef, C & !Z */
+ case 6: /* undef, V */
+ return cf & 1 ? cond_make_t() : cond_make_f();
+ case 1: /* == / <> */
+ tc = d ? TCG_COND_EQ : TCG_COND_TSTEQ;
+ imm = d ? 0 : UINT32_MAX;
break;
- case 3: /* <> */
- tc = TCG_COND_NE;
- ext_uns = true;
+ case 2: /* < / >= */
+ tc = d ? TCG_COND_LT : TCG_COND_TSTNE;
+ imm = d ? 0 : 1ull << 31;
break;
- case 4: /* < */
- tc = TCG_COND_LT;
- ext_uns = false;
+ case 3: /* <= / > */
+ tc = cf & 1 ? TCG_COND_GT : TCG_COND_LE;
+ if (!d) {
+ TCGv_i64 tmp = tcg_temp_new_i64();
+ tcg_gen_ext32s_i64(tmp, res);
+ return cond_make_ti(tc, tmp, 0);
+ }
+ return cond_make_vi(tc, res, 0);
+ case 7: /* OD / EV */
+ tc = TCG_COND_TSTNE;
+ imm = 1;
break;
- case 5: /* >= */
- tc = TCG_COND_GE;
- ext_uns = false;
- break;
- case 6: /* <= */
- tc = TCG_COND_LE;
- ext_uns = false;
- break;
- case 7: /* > */
- tc = TCG_COND_GT;
- ext_uns = false;
- break;
-
- case 14: /* OD */
- case 15: /* EV */
- return do_cond(ctx, cf, d, res, NULL, NULL);
-
default:
g_assert_not_reached();
}
-
- if (!d) {
- TCGv_i64 tmp = tcg_temp_new_i64();
-
- if (ext_uns) {
- tcg_gen_ext32u_i64(tmp, res);
- } else {
- tcg_gen_ext32s_i64(tmp, res);
- }
- return cond_make_ti(tc, tmp, 0);
+ if (cf & 1) {
+ tc = tcg_invert_cond(tc);
}
- return cond_make_vi(tc, res, 0);
+ return cond_make_vi(tc, res, imm);
}
/* Similar, but for shift/extract/deposit conditions. */
--
2.34.1
- Re: [PATCH v2 32/45] target/hppa: Store full iaoq_f and page offset of iaoq_b in TB, (continued)
- [PATCH v2 35/45] target/hppa: Split PSW X and B into their own field, Richard Henderson, 2024/05/13
- [PATCH v2 27/45] target/hppa: Remove cond_free, Richard Henderson, 2024/05/13
- [PATCH v2 39/45] target/hppa: Drop tlb_entry return from hppa_get_physical_address, Richard Henderson, 2024/05/13
- [PATCH v2 21/45] target/hppa: Use TCG_COND_TST* in do_log_cond,
Richard Henderson <=
- [PATCH v2 40/45] target/hppa: Adjust priv for B,GATE at runtime, Richard Henderson, 2024/05/13
- [PATCH v2 44/45] target/hppa: Log cpu state at interrupt, Richard Henderson, 2024/05/13
- [PATCH v2 42/45] target/hppa: Implement PSW_T, Richard Henderson, 2024/05/13
- [PATCH v2 41/45] target/hppa: Implement CF_PCREL, Richard Henderson, 2024/05/13
- [PATCH v2 43/45] target/hppa: Implement PSW_H, PSW_L, Richard Henderson, 2024/05/13
- [PATCH v2 45/45] target/hppa: Log cpu state on return-from-interrupt, Richard Henderson, 2024/05/13
- Re: [PATCH v2 00/45] target/hppa: Misc improvements, Helge Deller, 2024/05/14